[ Bottom of Page | Previous Page | Next Page | Contents | Index | Library Home | Legal | Search ]

Assembler Language Reference

stq (Store Quad Word) Instruction

Purpose

Store a quad-word of data from a general purpose register into a specified memory location.

Syntax

Bits Value
0-5 62
6-10 RS
11-15 RA
16-29 DS
30-31 2
PowerPC 64 
stq RS, DS(RA)

Description

The stq instruction stores a quad-word in storage from the source general-purpose registers (GPR) RS and RS+1 into the specified location in memory referenced by the effective address (EA).

If GPR RA is not 0, the EA is the sum of the contents of GPR RA and DS, a 14-bit, signed two's complement integer, which is concatenated on the right by 0b00 and sign extended to 64-bits. If GPR RA is 0, then the EA is DS.

Parameters

RS Specifies the source general-purpose register containing data. If RS is odd, the instruction form is invalid.
DS Specifies a 14-bit, signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation.

Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Related Information

Fixed-Point Processor.

Fixed-Point Load and Store Instructions.

[ Top of Page | Previous Page | Next Page | Contents | Index | Library Home | Legal | Search ]