

65,536 WORD × 16 BIT DYNAMIC RAM

DESCRIPTION


The TC511664J/Z is the new generation dynamic RAM organized 65,536 words by 16 bits. The TC511664J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511664J/Z to be packaged in a standard 40 pin plastic SOJ and 40 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 65,536 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of 5V ± 10% with a built-in V_{BB} generator
- Low Power
633mW MAX. Operating (TC511664J/Z - 80)
495mW MAX. Operating (TC511664J/Z - 10)
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Byte-Write and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 256 refresh cycles/4ms
- Package Plastic SOJ : TC511664J
Plastic ZIP : TC511664Z

		TC511664J/Z - 80/-10	
t _{RAC}	RAS Access Time	80ns	100ns
t _{AA}	Column Address Access Time	45ns	55ns
t _{CAC}	CAS Access Time	35ns	40ns
t _{RC}	Cycle Time	135ns	170ns
t _{PC}	Fast Page Mode Cycle Time	55ns	65ns

PIN CONNECTION (TOP VIEW)




PIN NAMES

SYMBOL	NAME
A0-A7	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
UW	Read/Upper Byte Write Input
LW	Read/Lower Byte Write Input
OE	Output Enable
I/O1-I/O16	Data Input/Output
VCC	Power (+ 5V)
VSS	Ground
N.C.	No Connection

TC511664J/Z-80, TC511664J/Z-10

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	V_{IN}	-1~7	V	1
Output Voltage	V_{OUT}	-1~7	V	1
Power Supply Voltage	V_{CC}	-1~7	V	1
Operating Temperature	T_{OPR}	0~70	°C	1
Storage Temperature	T_{STG}	-55~150	°C	1
Soldering Temperature - Time	T_{SOLDER}	260 - 10	°C - sec	1
Power Dissipation	P_D	700	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage (A0~A7, RAS, CAS, UW, LW, OE)	-1.0 *1	-	0.8	V	2
V_{II}	Input Low Voltage (I/O1~I/O16)	-0.5 *2	-	0.8	V	2

*1 -2.5V at pulse width \leq 20ns

*2 -2.0V at pulse width \leq 20ns

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS, Address Cycling: $t_{RC} = t_{RC}$ MIN.)	TC511664J/Z-80	-	115	mA	3, 4, 5
		TC511664J/Z-10	-	90		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V_{IH})	-	2	mA		
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V_{IH} : $t_{RC} = t_{RC}$ MIN.)	TC511664J/Z-80	-	115	mA	3, 5
		TC511664J/Z-10	-	90		
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS = V_{IL} , CAS, Address Cycling: $t_{PC} = t_{PC}$ MIN.)	TC511664J/Z-80	-	70	mA	3, 4, 5
		TC511664J/Z-10	-	60		
I_{CC5}	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = $V_{CC} - 0.2V$)	-	1	mA		
I_{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: $t_{RC} = t_{RC}$ MIN.)	TC511664J/Z-80	-	115	mA	3
		TC511664J/Z-10	-	90		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V $\leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test = 0V)	-10	10	μA		
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (DOUT is disabled, 0V $\leq V_{OUT} \leq 5.5V$)	-10	10	μA		
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -2.5mA$)	2.4	-	V		
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 2.1mA$)	-	0.4	V		

TC511664J/Z-80, TC511664J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ\text{C}$)(Notes 6, 7, 8)

SYMBOL	PARAMETER	TC511664J/Z-80		TC511664J/Z-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	135	—	170	—	ns	
t_{RMW}	Read-Modify-Write Cycle Time	180	—	225	—	ns	
t_{FC}	Fast Page Mode Cycle Time	55	—	65	—	ns	
t_{FRMW}	Fast Page Mode Read-Modify-Write Cycle Time	100	—	120	—	ns	
t_{RAC}	Access Time from \overline{RAS}	—	80	—	100	ns	9,14,15
t_{CAC}	Access Time from \overline{CAS}	—	35	—	40	ns	9,14
t_{AA}	Access Time from Column Address	—	45	—	55	ns	9,15
t_{CPA}	Access Time from \overline{CAS} Precharge	—	50	—	60	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	ns	9
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	ns	10
t_r	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	45	—	60	—	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASp}	\overline{RAS} Pulse Width (Fast Page Mode)	80	100,000	100	100,000	ns	
t_{ASH}	\overline{RAS} Hold Time	35	—	40	—	ns	
t_{CSH}	\overline{CAS} Hold Time	80	—	100	—	ns	
t_{CAS}	\overline{CAS} Pulse Width	35	10,000	40	10,000	ns	
t_{ACD}	\overline{RAS} to \overline{CAS} Delay Time	20	45	20	60	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	45	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	—	5	—	ns	
t_{CP}	\overline{CAS} Precharge Time	10	—	10	—	ns	
t_{ASR}	Row Address Set-Up Time	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	ns	
t_{ASC}	Column Address Set-Up Time	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	15	—	15	—	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	—	65	—	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	45	—	55	—	ns	
t_{ACS}	Read Command Set-Up Time	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time	0	—	0	—	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	—	0	—	ns	11
t_{WCH}	Write Command Hold Time	15	—	15	—	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	—	65	—	ns	
t_{WP}	Write Command Pulse Width	15	—	15	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	—	20	—	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	—	20	—	ns	
t_{DS}	Data Set-Up Time	0	—	0	—	ns	12
t_{DH}	Data Hold Time	15	—	15	—	ns	12

TC511664J/Z-80, TC511664J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Continued)

SYMBOL	PARAMETER	TC511664J/Z-80		TC511664J/Z-10		UNITS	NOTE
		MIN.	MAX.	MIN.	MAX.		
t _{DHR}	Data Hold Time referenced to \overline{RAS}	55	—	65	—	ns	
t _{REF}	Refresh Period	—	4	—	4	ms	
t _{WCS}	Write Command Set-Up Time	0	—	0	—	ns	13
t _{CWD}	\overline{CAS} to \overline{WE} Delay Time	55	—	70	—	ns	13
t _{RWD}	\overline{RAS} to \overline{WE} Delay Time	100	—	130	—	ns	13
t _{CPWO}	\overline{CAS} Precharge to \overline{WE} Delay Time (Fast Page Mode)	70	—	90	—	ns	13
t _{AWD}	Column Address to \overline{WE} Delay Time	65	—	85	—	ns	13
t _{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	5	—	5	—	ns	
t _{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	10	—	10	—	ns	
t _{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	—	0	—	ns	
t _{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	—	40	—	ns	
t _{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	15	—	20	—	ns	
t _{OEa}	\overline{OE} Access Time	—	35	—	40	ns	
t _{OEb}	\overline{OE} to Data Delay	10	—	20	—	ns	
t _{OEz}	Output Buffer Turn Off Delay Time from \overline{OE}	0	10	0	20	ns	
t _{OEh}	\overline{OE} Command Hold Time	10	—	20	—	ns	
t _{MCS}	Masked Write Set-Up Time	0	—	0	—	ns	
t _{MRH}	Masked Write Hold time Referenced to \overline{RAS}	0	—	0	—	ns	
t _{MCH}	Masked Write Hold time Referenced to \overline{CAS}	0	—	0	—	ns	


CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $f = 1MHz$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C ₁₁	Input Capacitance (A0~A7)	—	5	pF
C ₁₂	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{UV} , \overline{LW} , \overline{OE})	—	7	pF
C ₀	Input/Output Capacitance (I/O1~I/O16)	—	7	pF

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the outputs open.
5. Column Address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
6. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_T = 5$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 1 TTL load and 50pF.
10. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{UW} , \overline{LW} leading edge in read-modify-write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the cycle is an early write cycle and data out pins will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$, $t_{AWD} \geq t_{AWD}(\text{min.})$ and $t_{CPWD} \geq t_{CPWD}(\text{min.})$, the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

READ CYCLE




Note: $D_{10} = \text{OPEN}$


▨ : "H" or "L"

TC511664J/Z-80, TC511664J/Z-10

WRITE CYCLE (EARLY WRITE)




UPPER BYTE WRITE CYCLE (EARLY WRITE)



Note: Dout = OPEN

█: "H" or "L"


LOWER BYTE WRITE CYCLE (EARLY WRITE)



Note: $D_{OUT} = OPEN$


■: "H" or "L"

WRITE CYCLE (OE CONTROLLED WRITE)



TC511664J/Z-80, TC511664J/Z-10


UPPER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)



Note: $D_{OUT} = OPEN$

▨: "H" or "L"

LOWER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




Note: $D_{OUT} = OPEN$


▨: "H" or "L"

TC511664J/Z-80, TC511664J/Z-10

READ-MODIFY-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




TC511664J/Z-80, TC511664J/Z-10

READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ CYCLE



Note: $D_{IN} = \text{OPEN}$


FAST PAGE MODE WRITE CYCLE



Note: DOUT = OPEN

■ : "H" or "L"

FAST PAGE MODE UPPER BYTE WRITE CYCLE




Note: $D_{OUT} = OPEN$

▨ : "H" or "L"

TC511664J/Z-80, TC511664J/Z-10


FAST PAGE MODE LOWER BYTE WRITE CYCLE




Note: $D_{OUT} = OPEN$

■: "H" or "L"


FAST PAGE MODE READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




TC511664J/Z-80, TC511664J/Z-10


RAS ONLY REFRESH CYCLE



CAS BEFORE RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)



Note: $D_{IH} = \text{OPEN}$

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (WRITE)



Note: DOUT = OPEN

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (UPPER BYTE WRITE)



Note: D_{out} = OPEN

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (LOWER BYTE WRITE)



Note: D_{OUT} = OPEN


▨: "H" or "L"

CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE



TC511664J/Z-80, TC511664J/Z-10


CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



Note: $D_{OUT} = OPEN$

▨: "H" or "L"

CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE



APPLICATION INFORMATION

ADDRESSING

The 16 address bits required to decode 1 of the 65,536 cell locations within the TC511664J/Z are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (\overline{RAS}), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 8 column address bits into the chip. Each of these signals, \overline{RAS} and \overline{CAS} triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

A write cycle is performed by bringing \overline{UW} and \overline{LW} low during the $\overline{RAS}/\overline{CAS}$ operation. The falling edge of \overline{CAS} or \overline{LW} strobes data on I/O1~I/O8 into the on-chip data latch. And the falling edge of \overline{CAS} or \overline{UW} strobes data on I/O9~I/O16 into the on-chip data latch. In an early write cycle, \overline{LW} and \overline{UW} are brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In delayed write or read modify write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{LW} and \overline{UW} with setup and hold times referenced to these signals.

In delayed or read modify write, \overline{OE} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of a standard TTL load. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{OE} are low. \overline{CAS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The \overline{OE} controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the \overline{OE} input is brought to a logical low level, the output buffers are enabled. Both \overline{CAS} and \overline{OE} can control the outputs. Thus in a read operation, either \overline{OE} or \overline{CAS} returning high forces the outputs into the high impedance state.

RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row addresses (A0~A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

CAS BEFORE RAS REFRESH


CAS before RAS refreshing available on the TC511664J/Z offers an alternate refresh method. If CAS is held on low for the specified period (t_{CSR}) before RAS goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

FAST PAGE MODE

The "Fast Page Mode" feature of the TC511664J/Z allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

HIDDEN REFRESH

An optional feature of the TC511664J/Z is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{rp}), executing a CAS before RAS refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC511664J/Z can be tested by "CAS BEFORE RAS REFRESH COUNTER TEST". This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing "CAS BEFORE RAS REFRESH COUNTER TEST (READ-MODIFY-WRITE CYCLE)". Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing "CAS BEFORE RAS REFRESH COUNTER TEST". Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.