




### FUNCTIONAL BLOCK DIAGRAM



### ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	$T_a = 25^\circ\text{C}$	-1.0 to +7.0	V
Short circuit output current	$I_{OS}$	$T_a = 25^\circ\text{C}$	50	mA
Power dissipation	$P_D$	$T_a = 25^\circ\text{C}$	1	W
Operating temperature	$T_{opr}$	-	0 to +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-	-55 to +150	$^\circ\text{C}$

#### RECOMMENDED OPERATING CONDITIONS

( $T_a = 0$  to  $+70^\circ$ )

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Supply Voltage	$V_{CC}$	-	4.5	5.0	5.5	V
	$V_{SS}$	-	0	0	0	V
Input high voltage	$V_{IH}$	-	2.4	-	6.5	V
Input low voltage	$V_{IL}$	-	-1.0	-	0.8	V

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±10%, T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	Conditions	MSM514256 A-8A		MSM514256 A-1A		MSM514256 A-70		MSM514256 A-80		MSM514256 A-10		Unit	Nota	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V		
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V		
Input leakage current	I <sub>LI</sub>	0V ≤ V <sub>I</sub> ≤ 6.5V; all other pins not under test = 0V	-10	10	-10	10	-10	10	-10	10	-10	10	μA		
Output leakage current	I <sub>LO</sub>	D <sub>OUT</sub> disable 0V ≤ V <sub>O</sub> ≤ 5.5V	-10	10	-10	10	-10	10	-10	10	-10	10	μA		
Average power supply current* (Operating)	I <sub>CC1</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, T <sub>RC</sub> = min	-	75	-	65	-	85	-	75	-	65	mA		
Power supply current* (Standby)	I <sub>CC2</sub>	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IH}$ D <sub>OUT</sub> = Hz	TTL	-	2	-	2	-	2	-	2	-	2	mA	
		MOS	-	1	-	1	-	1	-	1	-	1			
Average power supply current* (RAS only refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ t <sub>RC</sub> = min	-	75	-	65	-	85	-	75	-	65	mA		
Average power supply current* (CAS before RAS refresh)	I <sub>CC6</sub>	$\overline{\text{RAS}}$ cycling, CAS before RAS	-	75	-	65	-	85	-	75	-	65	mA		
Average power supply current* (Fast page mode)	I <sub>CC7</sub>	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling t <sub>PC</sub> = min	-	60	-	60	-	75	-	65	-	60	mA		

\*Note: I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

**CAPACITANCE**

(T<sub>a</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	TYP	MAX	Unit
Input capacitance (A0 to A8)	C <sub>IN1</sub>	-	-	6	pF
Input capacitance (RAS, CAS, WE, OE)	C <sub>IN2</sub>	-	-	7	pF
Output capacitance (DQ1 to DQ4)	C <sub>I/O</sub>	-	-	7	pF

4

**AC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to +70°C)

Note 1, 2, 3

Parameter	Symbol	MSM514256 A-8A		MSM514256 A-1A		MSM514256 A-70		MSM514256 A-80		MSM514256 A-10		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Refresh period	t <sub>REP</sub>	—	8	—	8	—	8	—	8	—	8	ms	
Random read or write cycle time	t <sub>RC</sub>	160	—	190	—	140	—	160	—	190	—	ns	
Read/write cycle time	t <sub>RWC</sub>	215	—	255	—	195	—	215	—	255	—	ns	
Fast page mode cycle time	t <sub>PC</sub>	55	—	55	—	45	—	50	—	55	—	ns	
Fast page mode read/write cycle time	t <sub>PRWC</sub>	110	—	120	—	100	—	105	—	120	—	ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	80	—	100	—	70	—	80	—	100	ns	4.5
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	25	—	30	—	20	—	20	—	25	ns	4.5
Access time fro column address	t <sub>AA</sub>	—	40	—	50	—	35	—	40	—	50	ns	4.6
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>	—	50	—	50	—	40	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	0	—	0	—	ns	4
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	0	20	0	20	0	20	ns	
Transition time	t <sub>T</sub>	3	50	3	50	3	50	3	50	3	50	ns	3
$\overline{\text{RAS}}$ prechrg time	t <sub>RP</sub>	70	—	80	—	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10000	100	10000	70	10000	80	10000	100	10000	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode cycle only)	t <sub>RASP</sub>	80	100000	100	100000	70	100000	80	100000	100	100000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	25	—	30	—	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode cycle only)	t <sub>CP</sub>	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	25	10000	30	10000	20	10000	20	10000	25	10000	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	80	—	100	—	70	—	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	25	55	25	70	22	50	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	20	40	20	50	17	35	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10	—	10	—	10	—	10	—	10	—	ns	
Row address set-up time	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	15	—	15	—	12	—	12	—	15	—	ns	
Column address set-up time	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	15	—	20	—	15	—	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	t <sub>AR</sub>	60	—	75	—	55	—	60	—	75	—	ns	

4

**AC CHARACTERISTICS (CONT.)**


Parameter	Symbol	MSM514256 A-8A		MSM514256 A-1A		MSM514256 A-70		MSM514256 A-80		MSM514256 A-10		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Column address to $\overline{\text{RAS}}$ qead time	tRAL	40	—	50	—	35	—	40	—	50	—	ns	
Read command set-up time	tRCS	0	—	0	—	0	—	0	—	0	—	ns	
Read command hold time	tRCH	0	—	0	—	0	—	0	—	0	—	ns	8
Write connand hold time from $\overline{\text{RAS}}$	tWCR	60	—	75	—	55	—	60	—	75	—	ns	
Write command set-up time	tWCS	0	—	0	—	0	—	0	—	0	—	ns	7
Write command hold time	tWCH	15	—	20	—	15	—	15	—	20	—	ns	
Write command pulse width	tWP	15	—	20	—	15	—	15	—	20	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	20	—	25	—	20	—	20	—	25	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	20	—	25	—	20	—	20	—	25	—	ns	
Data-in set-up time	tDS	0	—	0	—	0	—	0	—	0	—	ns	
Data-in hold time	tDH	15	—	20	—	15	—	15	—	20	—	ns	
Data-ds hold time from $\overline{\text{RAS}}$	tDHR	60	—	75	—	55	—	60	—	75	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tCWD	55	—	65	—	50	—	50	—	60	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	tRWD	110	—	135	—	100	—	110	—	135	—	ns	7
Column address to $\overline{\text{WE}}$ delay time	tAWD	70	—	85	—	65	—	70	—	85	—	ns	7
Read command hold time reference to $\overline{\text{RAS}}$	tRRH	10	—	10	—	10	—	10	—	10	—	ns	8
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time (CAS before $\overline{\text{RAS}}$ )	tCSR	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time (CAS before $\overline{\text{RAS}}$ )	tCHR	30	—	30	—	30	—	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	tRPC	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time (Refresh counter test)	tCPT	40	—	50	—	40	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	tCPN	10	—	15	—	10	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ hold time reference to $\overline{\text{OE}}$	tROH	20	—	20	—	20	—	20	—	20	—	ns	
Access time from $\overline{\text{OE}}$	tOEA	—	20	—	25	—	20	—	20	—	25	ns	
$\overline{\text{OE}}$ delay time	tODE	20	—	25	—	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ to data output guffer turn-off delay	tOEZ	0	20	0	25	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	tOEH	20	—	25	—	20	—	20	—	25	—	ns	

**4**

- Notes:**
- 1 An initial pause of 100  $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example:  $\overline{\text{RAS}}$  only) before proper device operation is achieved.
  - 2 The AC characteristics assume at  $t_T = 5$  ns.
  - 3  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4 Measured with a load circuit equivalent to 2TTL + 100 pF.
  - 5 Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - 6 Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
  - 7  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}$  (min.) the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \geq t_{CWD}$  (min.),  $t_{RWD} \geq t_{RWD}$  (min.) and  $t_{AWD} \geq t_{AWD}$  (min.), the cycle is read/write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
  - 8 Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.


4

### READ CYCLE




4


### WRITE CYCLE (EARLY WRITE)



WRITE CYCLE ( $\overline{OE}$  CONTROL WRITE)




READ/WRITE CYCLE








**FAST PAGE MODE WRITE CYCLE( $\overline{OE}$  CONTROL WRITE)**




4

### FAST PAGE MODE READ/WRITE CYCLE




4


### RAS ONLY REFRESH CYCLE



### CAS BEFORE RAS AUTO REFRESH CYCLE




### HIDDEN REFRESH READ CYCLE



### HIDDEN REFRESH WRITE CYCLE

4



**CAS BEFORE RAS REFRESH COUNTER TEST**

4

