

## Description

The μPD41264 is a dual-port graphics buffer equipped with a 64K x 4-bit random access port and a 256 x 4-bit serial read port. The serial read port is connected to an internal 1024-bit data register through a 256 x 4-bit serial read output circuit. The random access port is used by the host CPU to read or write data addressed in any desired order and has a write-per-bit option that allows each of the four data bits to be individually selected or masked for a write cycle.

The μPD41264 features fully asynchronous dual access, except when transferring stored graphics data from a selected row of the storage array to the data register. During a data transfer, the random access port requires a special timing cycle using a transfer clock, while the serial read port continues to operate normally. Following the clock transition of a data transfer, serial read output data changes from an old line to a new line and the starting location on the new line is addressable in the data transfer cycle.

The μPD41264 is fabricated with a double polylayer, N-channel, silicon gate process that provides high storage cell density, high performance, and high reliability. Refreshing is accomplished by means of  $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles on the 256 address combinations of  $A_0$  through  $A_7$  during a 4-ms period. Automatic internal refreshing, by means of either hidden refreshing or the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  timing and on-chip refresh circuitry, is also available. The transfer of a row of data from the storage array to the data register also refreshes that row automatically.

All inputs and outputs, including clocks, are TTL-compatible. All address and data-in signals are latched on-chip to simplify system design. Data-out is unlatched to allow greater system flexibility. The μPD41264 is available in a 24-pin plastic DIP, or 24-pin plastic ZIP, and is guaranteed for operation at 0 to +70°C.


## Features

- Three functional blocks
  - 64K x 4-bit random access storage array
  - 1024-bit data register
  - 256 x 4-bit serial read output circuit
- Two data ports: random access and serial read
- Dual-port accessibility except during data transfer
- Addressable start of serial read operation
- Real-time data transfer
- Single +5-volt ± 10% power supply
- On-chip substrate bias generator
- Random access port
  - Two main clocks:  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$
  - Multiplexed address inputs
  - Direct connection of I/O and address lines allowed by  $\overline{\text{OE}}$  to simplify system design
  - Refresh interval: 256 cycles/4 ms
  - Read, early write, late write, read-write/read-modify-write,  $\overline{\text{RAS}}$ -only refresh, and page mode capabilities
  - Automatic internal refreshing by means of the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  on-chip address counter
  - Hidden refreshing by means of  $\overline{\text{CAS}}$ -controlled output
  - Write-per-bit capability
  - Write bit selection multiplexed on  $\text{IO}_0$ - $\text{IO}_3$
- $\overline{\text{RAS}}$ -activated data transfer
  - Same cycle time as for random access
  - Row data transferred to data register as specified by row address inputs
  - Starting location of following serial read operation specified by column address inputs
  - Transfer of 1024 bits of data on one row to the data register, and the starting location of the serial read circuit, activated by a low-to-high transition of  $\overline{\text{DT}}$
  - Data transfer during real-time operation or standby of serial port
- Fast serial read operation by means of SC pins
  - Serial data presented on  $\text{SO}_0$ - $\text{SO}_3$
  - Direct connection of multiple serial outputs for extension of data length
- Fully TTL-compatible inputs, outputs, and clocks
- Three-state outputs for random and serial access
- 24-pin plastic DIP and 24-pin plastic ZIP packaging

12a


Pin Configurations

24-Pin Plastic DIP and SOJ



83IH-6631A

24-Pin Plastic ZIP



83IH-5380A

Ordering Information

Part Number	Row Access Time (max)	Serial Access Time (max)	Package
μPD41264C-12	120 ns	40 ns	24-pin plastic DIP
C-15	150 ns	60 ns	
μPD41264V-12	120 ns	40 ns	24-pin plastic ZIP
V-15	150 ns	60 ns	

Pin Identification

Symbol	Function
A <sub>0</sub> - A <sub>7</sub>	Address inputs
CAS	Column address strobe
DT/OE	Data transfer/output enable
RAS	Row address strobe
SC	Serial control
SO <sub>0</sub> - SO <sub>3</sub>	Serial read outputs
SOE	Serial output enable
W <sub>0</sub> /IO <sub>0</sub> - W <sub>3</sub> /IO <sub>3</sub>	Write-per-bit inputs/data inputs and outputs
GND	Ground
WB/WE	Write-per-bit/write enable
VCC	+ 5-volt power supply

## Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage, high	$V_{IH}$	2.4		5.5	V
Input voltage, low	$V_{IL}$	-1.0		0.8	V
Operating temperature	$T_A$	0		70	°C

## Absolute Maximum Ratings

Voltage on any pin except $V_{CC}$ relative to GND, $V_{R1}$	-1.0 to +7.0 V
Voltage on $V_{CC}$ relative to GND, $V_{R2}$	-1.0 V to +7.0 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short-circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	1.5 W


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

## Capacitance

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5.0\text{ V} \pm 10\%$ ;  $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I(A)}$	5	pF	$A_0 - A_7$
	$C_{I(\overline{DT/OE})}$	6	pF	$\overline{DT/OE}$
	$C_{I(\overline{WB/WE})}$	8	pF	$\overline{WB/WE}$
	$C_{I(\overline{RAS})}$	8	pF	$\overline{RAS}$
	$C_{I(\overline{CAS})}$	8	pF	$\overline{CAS}$
	$C_{I(\overline{SOE})}$	8	pF	$\overline{SOE}$
	$C_{I(SC)}$	8	pF	SC
Input/output capacitance	$C_{IO(W/IO)}$	7	pF	$W_0/IO_0 - W_3/IO_3$
Output capacitance	$C_{O(SO)}$	7	pF	$SO_0 - SO_3$

Block Diagram



## Device Operation

The μPD41264 has a random access port and a serial read port. The random access port executes standard read/write cycles as well as data transfer cycles, all of which are based on conventional RAS/CAS timing. In a data transfer, data in each storage cell on the selected row is transferred simultaneously through a transfer gate to the corresponding register location. The serial read port shows the contents of the data register in serial order. The random access and serial read ports can operate asynchronously, except when the transfer gate is turned on during the data transfer period.

## Addressing

The storage array is a 256-row by 1024-column matrix. Each of 4 data bits in the random access port corresponds to 65,536 storage cells, and 16 address bits are required to decode one cell location. Eight row address bits are set up on pins A<sub>0</sub> through A<sub>7</sub> and latched onto the chip by RAS. Eight column address bits then are set up on pins A<sub>0</sub> through A<sub>7</sub> and latched onto the chip by CAS. All addresses must be stable, on or before the falling edges of RAS and CAS.

RAS is similar to a chip enable signal; whenever it is activated, 1024 cells on the selected row are sensed simultaneously and the sense amplifiers automatically restore the data. CAS is a chip selection signal that activates the column decoder and input/output buffers.

Through 1 of 256 column decoders, 4 storage cells on a row are connected to 4 data buses, respectively. In a data transfer cycle, 8 row address bits are used to select 1 of the 256 possible rows involved in the transfer of data to the data register. Eight column address bits are then used to select the 1 of 256 possible serial decoders that corresponds to the starting location of the next serial read cycle. In the serial read port, when SC is activated, 4 data bits in the 1024-bit data register are transferred to 4 serial data buses and read out. Activating SC repeatedly causes a serial read cycle (starting from the location specified in the data transfer) to be executed within the 1024 bits in the data register.

## Random Access Port

An operation in the random access port begins with a negative transition of RAS. Both RAS and CAS have minimum pulse widths, as specified in the timing table, which must be maintained for proper device operation and data integrity. Once begun, a cycle must meet all specifications, including minimum cycle time. To reduce the number of pins, the following functions are multi-plexed in the random access port:

- DT/OE
- WB/WE
- W<sub>i</sub>/IO<sub>i</sub> (i = 0, 1, 2, 3)

The OE, WE and IO<sub>i</sub> functions represent standard operations while DT, WB, and W<sub>i</sub> are special inputs to be applied in the same way as row address inputs, with setup and hold times referenced to the negative transition of RAS. The DT level determines whether a cycle is a random access operation or a data transfer operation. WB affects only write cycles and determines whether or not the write-per-bit option is used. W<sub>i</sub> defines data bits to be written with the write-per-bit capability. In the following discussions, these multiplexed pins are designated as DT(OE), for example, depending on the function being described.

To use the μPD41264 for random access, DT(OE) must be high as RAS falls. Holding DT(OE) high disconnects the 1024-bit data register from the corresponding 1024-digit lines of the storage array. Conversely, to execute a data transfer, DT(OE) must be low as RAS falls to open the 1024 data transfer gates and transfer data from one of the rows to the data register.

**Read Cycle.** A read cycle is executed by activating RAS, CAS, and OE and maintaining (WB)/WE high while CAS is active. The (W<sub>i</sub>)/IO<sub>i</sub> data pin (i = 0, 1, 2, 3) remains in high impedance until valid data appears at the output at access time. Device access time, t<sub>ACC</sub>, is the longest of the following three calculated intervals:

- t<sub>RAC</sub>
- RAS to CAS delay (t<sub>RCD</sub>) + t<sub>CAC</sub>
- RAS to OE delay + t<sub>OEa</sub>

Access times from  $\overline{\text{RAS}}$  ( $t_{\text{RAC}}$ ), from  $\overline{\text{CAS}}$  ( $t_{\text{CAC}}$ ), and from  $\overline{\text{OE}}$  ( $t_{\text{OEA}}$ ) are device parameters. The  $\overline{\text{RAS}}$  to  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  to  $\overline{\text{OE}}$  delays are system-dependent timing parameters.

Output becomes valid after the access time has elapsed and it remains valid while both  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  high returns the output to high impedance.

**Write Cycle.** A write cycle is executed by bringing  $\overline{\text{WB}}/\overline{\text{WE}}$  low during the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. The falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{WB}}/\overline{\text{WE}}$  strobes the data on  $(W_i/\text{IO}_i)$  into the on-chip data latch. To make use of the write-per-bit capability,  $\overline{\text{WB}}/\overline{\text{WE}}$  must be low as  $\overline{\text{RAS}}$  falls. In this case, data bits targeted for write operation can be specified by keeping  $W_i/\text{IO}_i$  high, with setup and hold times referenced to the negative transition of  $\overline{\text{RAS}}$ .

For those data bits of  $W_i/\text{IO}_i$  that are kept low as  $\overline{\text{RAS}}$  falls, write operation is inhibited on the chip. If  $\overline{\text{WB}}/\overline{\text{WE}}$  is high as  $\overline{\text{RAS}}$  falls, the write-per-bit option is not used and a write cycle is executed for all four data bits.

**Early Write Cycle.** An early write cycle is executed by bringing  $\overline{\text{WB}}/\overline{\text{WE}}$  low before  $\overline{\text{CAS}}$ . Data is strobed by  $\overline{\text{CAS}}$ , with setup and hold times referenced to this signal, and the output remains in high impedance for the entire cycle. As  $\overline{\text{RAS}}$  falls,  $(\overline{\text{DT}})/\overline{\text{OE}}$  must meet the setup and hold times of a high  $\overline{\text{DT}}$ , but otherwise  $(\overline{\text{DT}})/\overline{\text{OE}}$  does not affect any circuit operation while  $\overline{\text{CAS}}$  is active.

**Read-Write/Read-Modify-Write Cycle.** Bringing the  $\overline{\text{WB}}/\overline{\text{WE}}$  signal low with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  low executes this cycle.  $(W_i/\text{IO}_i)$  shows read data at access time. Afterward, in preparation for the upcoming write cycle,  $(W_i/\text{IO}_i)$  is returned to high impedance by a high  $(\overline{\text{DT}})/\overline{\text{OE}}$ . The data to be written is strobed by  $\overline{\text{WB}}/\overline{\text{WE}}$ , with setup and hold times referenced to this signal.

**Late Write Cycle.** This cycle shows the timing flexibility of  $(\overline{\text{DT}})/\overline{\text{OE}}$ , which can be activated just after  $\overline{\text{WB}}/\overline{\text{WE}}$  falls, even when  $\overline{\text{WB}}/\overline{\text{WE}}$  is brought low after  $\overline{\text{CAS}}$ .

**Refresh Cycle.** A cycle at each of the 256 row addresses ( $A_0$  through  $A_7$ ) will refresh all storage cells. Any cycle in the random access port (i.e., read, write, refresh, or data transfer) refreshes the 1024 bits selected by the  $\overline{\text{RAS}}$  addresses or by the on-chip refresh address counter.

**$\overline{\text{RAS}}$ -only Refresh Cycle.** A cycle having only  $\overline{\text{RAS}}$  active refreshes one row of the storage array. A high  $\overline{\text{CAS}}$  is maintained while  $\overline{\text{RAS}}$  is active to keep  $(W_i/\text{IO}_i)$  in a state of high impedance. This cycle is preferred for refreshing, especially when the host system consists of multiple rows of random access devices. The data outputs may be OR-tied with no bus contention when  $\overline{\text{RAS}}$ -only refresh cycles are executed.

**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle.** This cycle executes internal refreshing using the on-chip control circuitry. Whenever  $\overline{\text{CAS}}$  is low as  $\overline{\text{RAS}}$  falls, this circuitry automatically refreshes the row addresses specified by the internal address counter. In this cycle, the circuit operation based on  $\overline{\text{CAS}}$  is maintained in a reset state. When internal refreshing is complete, the address counter automatically increments in preparation for the next  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle.

**Hidden Refresh Cycle.** This function performs hidden refreshing after a read cycle, without disturbing the read data output. Once valid, the data output is controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$ . After the read cycle,  $\overline{\text{CAS}}$  is held low while  $\overline{\text{RAS}}$  goes high for precharging. A  $\overline{\text{RAS}}$ -only cycle is then executed (except that  $\overline{\text{CAS}}$  is held low instead of high) and the data output remains valid. Since hidden refreshing is the same as  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refreshing, the data output remains valid during either operation.

**Fast-Page Cycle.** This feature allows faster data access by keeping the same row address while successive column addresses are strobed onto the chip. By maintaining  $\overline{\text{RAS}}$  low while successive  $\overline{\text{CAS}}$  cycles are executed, data is transferred at a faster rate because  $\overline{\text{RAS}}$  addresses are maintained internally and do not have to be reapplied. During this operation, it is also possible to execute read, write and read-write/read-modify-write cycles. Additionally, the write-per-bit control specified in the entry write cycle is maintained through the following fast-page write cycle.

**Data Transfer Cycle.** A data transfer cycle is executed by bringing  $\overline{DT}/(\overline{OE})$  low as  $\overline{RAS}$  falls. The specified 1 of the possible 256 rows involved in the data transfer, as well as the starting location of the following serial read cycle in the serial read port, are defined by address inputs.  $\overline{DT}/(\overline{OE})$  must be low for a specified time, measured from  $\overline{RAS}$  and  $\overline{CAS}$ , so that the data transfer condition may be satisfied. The low-to-high transition of  $\overline{DT}$  causes two transfer operations through the data transfer gates: column address buffer outputs are transferred to the serial address counters, and storage cell data amplified on digit lines is transferred to the data register. At least one SC cycle is required to hold the data in the register. Otherwise, the beginning of the next transfer cycle destroys the newly transferred data.  $\overline{RAS}$  and  $\overline{CAS}$  must be low during these operations to keep the transferred data in the random access port.

### Serial Read Port

The serial read port is used only to read serially the contents of the data register starting from a specified location. The entire operation, therefore, follows a data

transfer cycle. Data stored in the serial register remains valid for a minimum of 4 ms after the transfer cycle. The only condition under which the serial read port must synchronize with the random access port is when the positive transition of  $\overline{DT}/(\overline{OE})$  must occur within a specified period in an SC cycle. Except for this SC cycle, the serial read port can operate asynchronously with the random access port. The output data appears at  $SO_i$  after an access time of  $t_{SCA}$ , measured from SC high, only when  $\overline{SOE}$  is maintained low. The SC cycle that includes the positive transition of  $\overline{DT}/(\overline{OE})$  shows old data in the data register; subsequent SC cycles show new data transferred to the data register serially and in a looped manner. The serial output is maintained until the next SC signal is activated.  $\overline{SOE}$  controls the impedance of the serial output to allow multiplexing of more than one bank of μPD41264 graphics buffers into the same external circuitry. When  $\overline{SOE}$  is low,  $SO_i$  is enabled and the proper data is read. When  $\overline{SOE}$  is at a high logic level,  $SO_i$  is disabled and in a state of high impedance.

12a

### DC Characteristics

$T_A = 0$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	$I_{IL}$	-10		10	μA	$V_{IN} = 0$ to 5.5 V; all other pins not under test = 0 V
Output leakage current	$I_{OL}$	-10		10	μA	$D_{OUT} (IO_i, SO_i)$ disabled; $V_{OUT} = 0$ to 5.5 V
Random access port output voltage, high	$V_{OH(R)}$	2.4			V	$I_{OH(R)} = -2$ mA
Random access port output voltage, low	$V_{OL(R)}$			0.4	V	$I_{OL(R)} = 4.2$ mA
Serial read port output voltage, high	$V_{OH(S)}$	2.4			V	$I_{OH(S)} = -2$ mA
Serial read port output voltage, low	$V_{OL(S)}$			0.4	V	$I_{OL(S)} = 4.2$ mA

### Power Supply Current

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10%

Random Access Port	Serial Read Port	Symbol	-12	-15	Unit	Test Conditions
			Max	Max		
Read/write cycle	Standby	I <sub>CC1</sub>	95	85	mA	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; t <sub>RC</sub> = t <sub>RC</sub> min; IO = 0 mA; SC = $\overline{\text{SOE}} = V_{\text{IH}}$ (Note 1)
Standby	Standby	I <sub>CC2</sub>	12	12	mA	$\overline{\text{RAS}} = V_{\text{IH}}$ ; D <sub>OUT</sub> = high impedance; SC = $\overline{\text{SOE}} = V_{\text{IH}}$
$\overline{\text{RAS}}$ -only refresh cycle	Standby	I <sub>CC3</sub>	75	65	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} = V_{\text{IH}}$ ; t <sub>RC</sub> = t <sub>RC</sub> min; SC = $\overline{\text{SOE}} = V_{\text{IH}}$
Page cycle	Standby	I <sub>CC4</sub>	65	55	mA	$\overline{\text{RAS}} = V_{\text{IH}}$ ; $\overline{\text{CAS}}$ cycling; t <sub>PC</sub> = t <sub>PC</sub> min; SC = $\overline{\text{SOE}} = V_{\text{IH}}$ (Note 1)
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	Standby	I <sub>CC5</sub>	75	65	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; t <sub>RC</sub> = t <sub>RC</sub> min; SC = $\overline{\text{SOE}} = V_{\text{IH}}$ (Note 1)
Data transfer	Standby	I <sub>CC6</sub>	120	100	mA	$\overline{\text{DT}}$ low as $\overline{\text{RAS}}$ falls; t <sub>RC</sub> = t <sub>RC</sub> min; SC = $\overline{\text{SOE}} = V_{\text{IH}}$
Read/write cycle	Active	I <sub>CC7</sub>	155	130	mA	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; t <sub>RC</sub> = t <sub>RC</sub> min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)
Standby	Active	I <sub>CC8</sub>	60	45	mA	$\overline{\text{RAS}} = V_{\text{IH}}$ ; D <sub>OUT</sub> = high impedance; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)
$\overline{\text{RAS}}$ -only refresh cycle	Active	I <sub>CC9</sub>	135	110	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} = V_{\text{IH}}$ ; t <sub>RC</sub> = t <sub>RC</sub> min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)
Page cycle	Active	I <sub>CC10</sub>	125	100	mA	$\overline{\text{RAS}} = V_{\text{IL}}$ ; $\overline{\text{CAS}}$ cycling; t <sub>PC</sub> = t <sub>PC</sub> min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	Active	I <sub>CC11</sub>	135	110	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; t <sub>RC</sub> = t <sub>RC</sub> min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)
Data transfer	Active	I <sub>CC12</sub>	180	145	mA	$\overline{\text{DT}}$ low as $\overline{\text{RAS}}$ falls; t <sub>RC</sub> = t <sub>RC</sub> min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 1)

**Notes:**

- (1) No load on IO<sub>i</sub> or SO<sub>i</sub>. Except for I<sub>CC2</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, real values depend on output loading and cycle rates.

### AC Characteristics

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10%

Parameter	Symbol	μPD41264-12		μPD41264-15		Unit	Test Conditions
		Min	Max	Min	Max		
Column address hold time after $\overline{\text{RAS}}$ low	t <sub>AR</sub>	80		100		ns	
Column address setup time	t <sub>ASC</sub>	0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		ns	
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		60		75	ns	(Notes 2, 5)
Column address hold time	t <sub>CAH</sub>	20		25		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	60	10,000	75	10,000	ns	



## AC Characteristics (cont)

Parameter	Symbol	μPD41264-12		μPD41264-15		Unit	Test Conditions
		Min	Max	Min	Max		
$\overline{DT}$ low hold time after $\overline{RAS}$ low	$t_{CDH}$	40		55		ns	(Note 12)
$\overline{CAS}$ before $\overline{RAS}$ refresh hold time	$t_{CHR}$	25		30		ns	
$\overline{CAS}$ precharge time (page cycle only)	$t_{CP}$	50		60		ns	
$\overline{CAS}$ precharge time (nonpage cycle)	$t_{CPN}$	25		30		ns	
$\overline{CAS}$ high to $\overline{RAS}$ low precharge time	$t_{CRP}$	10		10		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	120		150		ns	
$\overline{CAS}$ before $\overline{RAS}$ refresh setup time	$t_{CSR}$	10		10		ns	
$\overline{CAS}$ to $\overline{WE}$ delay	$t_{CWD}$	100		120		ns	(Note 10)
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	40		45		ns	
Data-in hold time	$t_{DH}$	35		45		ns	(Note 11)
$\overline{DT}$ high hold time	$t_{DHH}$	20		25		ns	
Data-in hold time after $\overline{RAS}$ low	$t_{DHR}$	95		120		ns	
$\overline{DT}$ high setup time	$t_{DHS}$	0		0		ns	
$\overline{DT}$ low setup time	$t_{DLS}$	0		0		ns	
Data-in setup time	$t_{DS}$	0		0		ns	(Note 11)
$\overline{DT}$ high to $\overline{CAS}$ high delay	$t_{DTC}$	10		10		ns	
$\overline{DT}$ high hold time after $\overline{RAS}$ high	$t_{DTH}$	20		25		ns	
$\overline{DT}$ high to $\overline{RAS}$ high delay	$t_{DTR}$	10		10		ns	
$\overline{OE}$ pulse width	$t_{OE}$	35		40		ns	
Access time from $\overline{OE}$	$t_{OEA}$		30		40	ns	(Note 2)
$\overline{OE}$ to data-in setup delay	$t_{OED}$	35		40		ns	
$\overline{OE}$ hold time after $\overline{WE}$ low	$t_{OEH}$	30		40		ns	
$\overline{OE}$ to $\overline{RAS}$ inactive setup time	$t_{OES}$	10		10		ns	
Output disable time from $\overline{OE}$ high	$t_{OEZ}$	0	30	0	40	ns	(Note 6)
Output disable time from $\overline{CAS}$ high	$t_{OFF}$	0	30	0	40	ns	(Note 6)
Page cycle time	$t_{PC}$	120		145		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		120		150	nc	(Notes 2, 4)
Row address hold time	$t_{RAH}$	15		20		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	120	10,000	150	10,000	ns	
Random read or write cycle time	$t_{RC}$	220		270		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	25	60	30	75	ns	(Note 4)
Read command hold time after $\overline{CAS}$ high	$t_{RCH}$	0		0		ns	(Note 9)
Read command setup time	$t_{RCS}$	0		0		ns	
$\overline{DT}$ low hold time after $\overline{RAS}$ low (serial port active)	$t_{RDH}$	100		130		ns	
Refresh interval	$t_{REF}$		4		4	ms	
$\overline{RAS}$ precharge time	$t_{RP}$	90		100		ns	
$\overline{RAS}$ high to $\overline{CAS}$ low precharge time	$t_{RPC}$	0		0		ns	
Read command hold after $\overline{RAS}$ high	$t_{RRH}$	20		20		ns	(Note 9)
$\overline{RAS}$ hold time	$t_{RSH}$	60		75		ns	


AC Characteristics (cont)

Parameter	Symbol	μPD41264-12		μPD41264-15		Unit	Test Conditions
		Min	Max	Min	Max		
Read-write/read-modify-write cycle time	t <sub>RWC</sub>	300		355		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t <sub>RWD</sub>	160		195		ns	(Note 10)
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	40		45		ns	
SC pulse width	t <sub>SCH</sub>	10		20		ns	
Serial output access time from SC	t <sub>SCA</sub>		40		60	ns	(Notes 2, 7)
Serial clock cycle time	t <sub>SCC</sub>	40	50,000	60	50,000	ns	
SC precharge time	t <sub>SCL</sub>	10		20		ns	
SC high to $\overline{\text{DT}}$ high delay	t <sub>SDD</sub>	10		20		ns	
SC low hold time after $\overline{\text{DT}}$ high	t <sub>SDH</sub>	10		20		ns	
Serial output access time from $\overline{\text{SOE}}$	t <sub>SOA</sub>		35		50	ns	
$\overline{\text{SOE}}$ pulse width	t <sub>SOE</sub>	15		20		ns	
Serial output hold time after SC high	t <sub>SOH</sub>	10		10		ns	
$\overline{\text{SOE}}$ low to serial output setup delay	t <sub>SOO</sub>	5		5		ns	
$\overline{\text{SOE}}$ precharge time	t <sub>SOP</sub>	15		20		ns	
Serial output disable time from $\overline{\text{SOE}}$ high	t <sub>SOZ</sub>	0	30	0	40	ns	(Note 6)
Rise and fall transition time	t <sub>T</sub>	3	50	3	50	ns	
Write-per-bit hold time	t <sub>WBH</sub>	20		25		ns	
Write-per-bit setup time	t <sub>WBS</sub>	0		0		ns	
Write command hold time	t <sub>WCH</sub>	35		45		ns	
Write command hold time after $\overline{\text{RAS}}$ low	t <sub>WCR</sub>	95		120		ns	
Write command setup time	t <sub>WCS</sub>	0		0		ns	(Note 10)
Write bit selection hold time	t <sub>WH</sub>	20		25		ns	
Write command pulse width	t <sub>WP</sub>	35		45		ns	
Write bit selection setup time	t <sub>WS</sub>	0		0		ns	


Notes:

- (1) See input/output timing waveforms for timing reference voltages.
- (2) See figures 1 and 2 for output loads.
- (3) An initial pause of 100 μs is required after power-up, followed by any eight  $\overline{\text{RAS}}$  cycles (except CAS-before- $\overline{\text{RAS}}$  cycles), before proper device operation is achieved.
- (4) Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>rac</sub> (max) can be met. The t<sub>RCD</sub> (max) limit is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, access time is controlled exclusively by t<sub>CAC</sub>.
- (5) Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- (6) An output disable time defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- (7) Data in the serial output register remains valid for 4 ms (min) after a data transfer cycle.
- (8) V<sub>IH</sub> (min) and V<sub>IL</sub> (min) are reference levels for measuring the timing of input signals. Additionally, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (9) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (10) t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in read-write and read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (11) These parameters are referenced to the falling edge of  $\overline{\text{CAS}}$  in early write cycles and to the falling edge of (WB/) $\overline{\text{WE}}$  in delayed write or read-modify-write cycles.
- (12) Use t<sub>RDH</sub> and t<sub>CDH</sub> when the serial port is active and t<sub>RDH1</sub>, t<sub>RSD</sub>, t<sub>CSD</sub> and t<sub>SSC</sub> if it is in standby.
- (13)  $\overline{\text{SOE}}$  may be tied to GND if the output enable function of the serial port is not needed.


**Figure 1. Input Timing**



**Figure 2. Output Timing**




**Figure 3. Output Loading in Random Access Port**




12a

**Figure 4. Output Loading in Serial Read Port**



Timing Waveforms


Read Cycle



83vG-6577B

## Timing Waveforms (cont)

### Early Write Cycle




12a

83vG-65788


Timing Waveforms (cont)

Late Write Cycle




## Timing Waveforms (cont)

### Read-Write/Read-Modify-Write Cycle




Timing Waveforms (cont)

**RAS-Only Refresh Cycle**




**CAS Before RAS Refresh Cycle**





## Timing Waveforms (cont)


### Hidden Refresh Cycle



12a

Timing Waveforms (cont)


Page Read Cycle



83v3-6606B

## Timing Waveforms (cont)


### Page Early Write Cycle



12a

Timing Waveforms (cont)


Page Late Write Cycle



83VG-6608B

## Timing Waveforms (cont)

### Page Read-Modify-Write Cycle




12a

83vG-6605B


Timing Waveforms (cont)

Data Transfer Cycle (Serial Port in Standby)



## Timing Waveforms (cont)

### Data Transfer Cycle (Serial Port Active)



12a

**Timing Waveforms (cont)**

**Serial Read Cycle**

