



5

Mechanical Specifications

5.0 MECHANICAL SPECIFICATIONS

5.1 296-Pin SPGA Package

The pin assignments for the IBM 6x86MX CPU in a 296-pin SPGA package are shown in Figure 5-1. The pins are listed by signal name in Table 5-1 (Page 5-3) and by pin number in Table 5-2 (Page 5-4). Dimensions are shown in Figure 5-2 (Page 5-5) and Table 5-3 (Page 5-6).




Figure 5-1. 296-Pin SPGA Package Pin Assignments



296-Pin SPGA Package




Figure 5-2. 296-Pin SPGA Package Pin Assignments (Bottom View)

Table 5-1. 296-Pin SPGA Package Signal Names Sorted by Pin Number

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A3	NC	C29	D21	J35	D2	U35	Vss	AE35	NC	AL21	A20
A5	D41	C31	D17	J37	Vcc3	U37	Vcc3	AE37	Vcc3	AL23	A18
A7	Vcc2	C33	D14	K2	Vss	V2	Vss	AF2	Vss	AL25	A16
A9	Vcc2	C35	D10	K4	D59	V4	AHOLD	AF4	PCHK#	AL27	A14
A11	Vcc2	C37	D9	K34	D0	V34	SUSP#	AF34	A21	AL29	A12
A13	Vcc2	D2	D50	K36	Vss	V36	Vss	AF36	Vss	AL31	A11
A15	Vcc2	D4	D48	L1	Vcc2	W1	Vcc2	AG1	Vcc2	AL33	A7
A17	Vcc2	D6	D44	L3	D61	W3	EWBE#	AG3	SMIACT#	AL35	A3
A19	Vcc3	D8	D40	L5	D60	W5	KEN#	AG5	PCD	AL37	Vss
A21	Vcc3	D10	D39	L33	Vcc3	W33	SUSPA#	AG33	A27	AM2	ADSC#
A23	Vcc3	D12	D37	L35	NC	W35	Reserved	AG35	A24	AM4	EADS#
A25	Vcc3	D14	D35	L37	Vcc3	W37	Vcc3	AG37	Vcc3	AM6	W/R#
A27	Vcc3	D16	D33	M2	Vss	X2	Vss	AH2	Vss	AM8	Vss
A29	Vcc3	D18	DP3	M4	D62	X4	BRDY#	AH4	LOCK#	AM10	Vss
A31	D22	D20	D30	M34	TCK	X34	CLKMUL1	AH34	A26	AM12	Vss
A33	D18	D22	D28	M36	Vss	X36	Vss	AH36	A22	AM14	Vss
A35	D15	D24	D26	N1	Vcc2	Y1	Vcc2	AJ1	BREQ	AM16	Vss
A37	NC	D26	D23	N3	D63	Y3	BRDYC#	AJ3	HLDA	AM18	Vss
B2	NC	D28	D19	N5	DP7	Y5	NA#	AJ5	ADS#	AM20	Vss
B4	D43	D30	DP1	N33	TDO	Y33	CLKMUL0	AJ33	A31	AM22	Vss
B6	Vss	D32	D12	N35	TDI	Y35	NC	AJ35	A25	AM24	Vss
B8	Vss	D34	D8	N37	Vcc3	Y37	Vcc3	AJ37	Vss	AM26	Vss
B10	Vss	D36	DP0	P2	Vss	Z2	Vss	AK2	AP	AM28	Vss
B12	Vss	E1	D54	P4	NC	Z4	BOFF#	AK4	D/C#	AM30	Vss
B14	Vss	E3	D52	P34	TMS	Z34	NC	AK6	HIT#	AM32	A8
B16	Vss	E5	D49	P36	Vss	Z36	Vss	AK8	A20M#	AM34	A4
B18	Vss	E7	D46	Q1	Vcc2	AA1	Vcc2	AK10	BE1#	AM36	A30
B20	Vss	E9	D42	Q3	PM0	AA3	NC	AK12	BE3#	AN1	NC
B22	Vss	E33	D7	Q5	FERR#	AA5	WB/WT#	AK14	BE5#	AN3	NC
B24	Vss	E35	D6	Q33	TRST#	AA33	WM_RST	AK16	BE7#	AN5	NC
B26	Vss	E37	Vcc3	Q35	NC	AA35	IGNNE#	AK18	CLK	AN7	FLUSH#
B28	Vss	F2	DP6	Q37	Vcc3	AA37	Vcc3	AK20	RESET	AN9	Vcc2
B30	D20	F4	D51	R2	Vss	AB2	Vss	AK22	A19	AN11	Vcc2
B32	D16	F6	DP5	R4	PM1	AB4	HOLD	AK24	A17	AN13	Vcc2
B34	D13	F34	D5	R34	NC	AB34	SMI#	AK26	A15	AN15	Vcc2
B36	D11	F36	D4	R36	Vss	AB36	Vss	AK28	A13	AN17	Vcc2
C1	NC	G1	Vcc2	S1	Vcc2	AC1	Vcc2	AK30	A9	AN19	Vcc2
C3	D47	G3	D55	S3	NC	AC3	NC	AK32	A5	AN21	Vcc3
C5	D45	G5	D53	S5	NC	AC5	NC	AK34	A29	AN23	Vcc3
C7	DP4	G33	D3	S33	NC	AC33	NMI	AK36	A28	AN25	Vcc3
C9	D38	G35	D1	S35	NC	AC35	NC	AL1	Vcc2DET	AN27	Vcc3
C11	D36	G37	Vcc3	S37	Vcc3	AC37	Vcc3	AL3	PWT	AN29	Vcc3
C13	D34	H2	Vss	T2	Vss	AD2	Vss	AL5	HITM#	AN31	A10
C15	D32	H4	D56	T4	MI/O#	AD4	NC	AL7	NC	AN33	A6
C17	D31	H34	NC	T34	Vcc3	AD34	INTR	AL9	BE0#	AN35	Reserved
C19	D29	H36	Vss	T36	Vss	AD36	Vss	AL11	BE2#	AN37	Vss
C21	D27	J1	Vcc2	U1	Vcc2	AE1	Vcc2	AL13	BE4#		
C23	D25	J3	D57	U3	CACHE#	AE3	NC	AL15	BE6#		
C25	DP2	J5	D58	U5	INV	AE5	APCHK#	AL17	SCYC		
C27	D24	J33	NC	U33	Vcc3	AE33	A23	AL19	NC		



Table 5-2. 296-Pin SPGA Package Signal Names Sorted by Signal Names

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
A3	AL35	CLKMUL1	X34	D48	D4	NC	S5	Vcc2	W1	Vss	B24
A4	AM34	D/C#	AK4	D49	E5	NC	S33	Vcc2	Y1	Vss	B26
A5	AK32	D0	K34	D50	D2	NC	S35	Vcc2	AA1	Vss	B28
A6	AN33	D1	G35	D51	F4	NC	Y35	Vcc2	AC1	Vss	H2
A7	AL33	D2	J35	D52	E3	NC	Z34	Vcc2	AE1	Vss	H36
A8	AM32	D3	G33	D53	G5	NC	AA3	Vcc2	AG1	Vss	K2
A9	AK30	D4	F36	D54	E1	NC	AC3	Vcc2	AN9	Vss	K36
A10	AN31	D5	F34	D55	G3	NC	AC5	Vcc2	AN11	Vss	M2
A11	AL31	D6	E35	D56	H4	NC	AC35	Vcc2	AN13	Vss	M36
A12	AL29	D7	E33	D57	J3	NC	AD4	Vcc2	AN15	Vss	P2
A13	AK28	D8	D34	D58	J5	NC	AE3	Vcc2	AN17	Vss	P36
A14	AL27	D9	C37	D59	K4	NC	AE35	Vcc2	AN19	Vss	R2
A15	AK26	D10	C35	D60	L5	NC	AL7	Vcc3	A19	Vss	R36
A16	AL25	D11	B36	D61	L3	NC	AL19	Vcc3	A21	Vss	T2
A17	AK24	D12	D32	D62	M4	NC	AN1	Vcc3	A23	Vss	T36
A18	AL23	D13	B34	D63	N3	NC	AN3	Vcc3	A25	Vss	U35
A19	AK22	D14	C33	DP0	D36	NC	AN5	Vcc3	A27	Vss	V2
A20	AL21	D15	A35	DP1	D30	NMI	AC33	Vcc3	A29	Vss	V36
A20M#	AK8	D16	B32	DP2	C25	PCD	AG5	Vcc3	E37	Vss	X2
A21	AF34	D17	C31	DP3	D18	PCHK#	AF4	Vcc3	G37	Vss	X36
A22	AH36	D18	A33	DP4	C7	PM0	Q3	Vcc3	J37	Vss	Z2
A23	AE33	D19	D28	DP5	F6	PM1	R4	Vcc3	L33	Vss	Z36
A24	AG35	D20	B30	DP6	F2	PWT	AL3	Vcc3	L37	Vss	AB2
A25	AJ35	D21	C29	DP7	N5	Reserved	R4	Vcc3	N37	Vss	AB36
A26	AH34	D22	A31	EADS#	AM4	Reserved	W35	Vcc3	Q37	Vss	AD2
A27	AG33	D23	D26	EWBE#	W3	Reserved	AN35	Vcc3	S37	Vss	AD36
A28	AK36	D24	C27	FERR#	Q5	RESET	AK20	Vcc3	T34	Vss	AF2
A29	AK34	D25	C23	FLUSH#	AN7	SCYC	AL17	Vcc3	U33	Vss	AF36
A30	AM36	D26	D24	HIT#	AK6	SMI#	AB34	Vcc3	U37	Vss	AH2
A31	AJ33	D27	C21	HITM#	AL5	SMIACT#	AG3	Vcc3	W37	Vss	AJ37
ADS#	AJ5	D28	D22	HLDA	AJ3	SUSP#	V34	Vcc3	Y37	Vss	AL37
ADSC#	AM2	D29	C19	HOLD	AB4	SUSPA#	W33	Vcc3	AA37	Vss	AM8
AHOLD	V4	D30	D20	IGNNE#	AA35	TCK	M34	Vcc3	AC37	Vss	AM10
AP	AK2	D31	C17	INTR	AD34	TDI	N35	Vcc3	AE37	Vss	AM12
APCHK#	AE5	D32	C15	INV	U5	TDO	N33	Vcc3	AG37	Vss	AM14
BE0#	AL9	D33	D16	KEN#	W5	TMS	P34	Vcc3	AN21	Vss	AM16
BE1#	AK10	D34	C13	LOCK#	AH4	TRST#	Q33	Vcc3	AN23	Vss	AM18
BE2#	AL11	D35	D14	MI/O#	T4	Vcc2	A7	Vcc3	AN25	Vss	AM20
BE3#	AK12	D36	C11	NA#	Y5	Vcc2	A9	Vcc3	AN27	Vss	AM22
BE4#	AL13	D37	D12	NC	A3	Vcc2	A11	Vcc3	AN29	Vss	AM24
BE5#	AK14	D38	C9	NC	A37	Vcc2	A13	Vcc2DET	AL1	Vss	AM26
BE6#	AL15	D39	D10	NC	B2	Vcc2	A15	Vss	B6	Vss	AM28
BE7#	AK16	D40	D8	NC	C1	Vcc2	A17	Vss	B8	Vss	AM30
BOFF#	Z4	D41	A5	NC	H34	Vcc2	G1	Vss	B10	Vss	AN37
BRDY#	X4	D42	E9	NC	J33	Vcc2	J1	Vss	B12	W/R#	AM6
BRDYC#	Y3	D43	B4	NC	L35	Vcc2	L1	Vss	B14	WB/WT#	AA5
BREQ	AJ1	D44	D6	NC	P4	Vcc2	N1	Vss	B16	WM_RST	AA33
CACHE#	U3	D45	C5	NC	Q35	Vcc2	Q1	Vss	B18		
CLK	AK18	D46	E7	NC	R34	Vcc2	S1	Vss	B20		
CLKMUL0	Y33	D47	C3	NC	S3	Vcc2	U1	Vss	B22		




Figure 5-3. 296-Pin SPGA Package



Table 5-3. 296-Pin SPGA Package Dimensions

SYMBOL	MILLIMETERS	
	MIN	MAX
A	3.43	4.34
A1	25.15	28.47
B	0.43	0.51
D	49.28	49.91
D1	45.47	45.97
D2	31.37 Sq.	32.13 Sq.
D3	33.43	34.42
D4	7.49	6.71
E1	2.41	2.67
E2	1.14	1.40
G	1.52	2.29
L	2.97	3.38
S1	1.65	2.16

5.2 Thermal Resistances

Three thermal resistances can be used to idealize the heat flow from the junction of the IBM 6x86MX CPU to ambient:

θ_{JC} = thermal resistance from junction to case in °C/W

θ_{CS} = thermal resistance from case to heatsink in °C/W,

θ_{SA} = thermal resistance from heatsink to ambient in °C/W,

$\theta_{CA} = \theta_{CS} + \theta_{SA}$, thermal resistance from case to ambient in °C/W.

$T_C = T_A + P * \theta_{CA}$ (where T_A = ambient temperature and P = power applied to the CPU).

To maintain the case temperature under 70° C during operation θ_{CA} can be reduced by a heat-sink/fan combination. (The heatsink/fan decreases θ_{CA} by a factor of three compared to using a heatsink alone.) The designer should ensure that adequate air flow is maintained to control the ambient temperature (T_A).

Refer to the IBM application note titled “*Thermal Solutions for the IBM 6x86MX Microprocessor*” for more information.

A typical θ_{JC} value for the IBM 6x86MX 296-pin PGA-package value is 0.9 °C/W

