Floating-Point Arithmetic with the TMS32020

APPLICATION REPORT: SPRA011

Author: Charles Crowell

Digital Signal Processor – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Floating-Point Arithmetic with the TMS32020

Abstract

This report presents algorithm and code implementing floating-point addition, subtraction, multiplication, and division with the TMS320. The support of floating-point operations by the TI processors has made possible some applications, such as implementation of the CCITT Adaptive Differential Pulse Code Modulation (ADPCM) algorithm and image/graphics operations.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

The TMS32020 Digital Signal Processor is a fixed-point 16/32-bit microprocessor. However, it can also perform floating-point computations at a speed comparable to some dedicated floating-point processors.

The purpose of this application report is to analyze an implementation of floating-point addition, multiplication, and division on the TMS32020. The floating-point singleprecision standard proposed by the IEEE will be examined. Using this standard, the TMS32020 performs a floating-point multiplication in 7.8 microseconds, a floating-point addition in 15.4 microseconds, and a floating-point division in 22.8 microseconds.

To illustrate floating-point formats and the tradeoffs involved in making a choice between different floating-point formats, a review of floating-point arithmetic notation and of addition, multiplication, and division algorithms is first presented.

FLOATING-POINT NOTATION

The floating-point number f may be written in floatingpoint format as

$$f = m \times b^e$$

where

m = mantissa

b = base

e = exponent

For example, 6,789,320 may be written as

$$0.6789320 \times 10^{7}$$

In this case,

m = 0.6789320

b = 10

The two floating-point numbers f₁ and f₂ may be written as

$$f_1 = m_1 \times b^{e_1}$$

 $\begin{array}{rcl} f_1 &=& m_1 \times b^{e1} \\ f_2 &=& m_2 \times b^{e2} \end{array}$

Floating-point addition/subtraction, multiplication, and division for f_1 and f_2 are defined as follows:

$$f_1 \pm f_2 = (m_1 \pm m_2 \times b^{-(e_1 - e_2)}) \times b^{e_1} \text{ if } e_1 \ge e_2$$
 (1)

$$= (m_1 \times b^{-(e_2-e_1)}) \pm m_2) \times b^{e_2}$$
 if $e_1 < e_2$

$$f_1 \times f_2 = m_1 \times m_2 \times b^{(e_1 + e_2)}$$
 (2)

$$f_1/f_2 = (m_1/m_2) \times b^{(e_1-e_2)}$$
 (3)

A cursory examination of these expressions reveals some of the factors involved in the implementation of floating-point arithmetic. For addition, it is necessary to shift the mantissa of the floating-point number which has the smaller exponent to the right by the difference in the magnitude of the two exponents. This is shown in the multiplication by the terms

$$b^{-(e_1-e_2)}$$
 and $b^{-(e_2-e_1)}$

This right shift can result in mantissa underflow. There are also possibilities for mantissa overflow. Addition and subtraction of exponents can lead to exponent underflow and overflow. To alleviate underflow and overflow, it is necessary to decide on some scheme for roundoff. For a detailed description and analysis of underflow and overflow conditions and rounding schemes, see reference 1.

It is desirable to have all numbers normalized, i.e., the mantissas of f1 and f2 have the most significant digit in the leftmost position. This provides the representation with the greatest accuracy possible for a fixed mantissa length. The result of any floating-point operation must also be normalized. The factors associated with normalization, overflow, and other characteristics of floating-point implementations are best illustrated with a few examples.

Consider the addition of two binary floating-point numbers f₁ and f₂ where

$$f_1 = 0.10100 \times 2^{011}$$

 $f_2 = 0.11100 \times 2^{001}$

Both of these numbers are normalized, i.e., the first bit after the binary point is a 1. Addition requires equal exponents, so the fractions are aligned by shifting right the one with the smaller exponent and adjusting the smaller exponent. This yields

$$f_2 = 0.00111 \times 2^{011}$$

Then,

$$f_1 + f_2 = 0.10100 \times 2^{011} + 0.00111 \times 2^{011}$$

= 0.11011 \times 2^{011} = f_3

The sum may overflow the left end by one digit, thus requiring a postaddition adjustment or renormalization step. Since it is assumed that the register is only of a finite length, this renormalization will result in the loss of the lowest order bit.

Another example illustrates the overflow past the most significant bit. With an assumed register length of five, let

$$f_1 = 0.11100 \times 2^{011}$$

 $f_2 = 0.10101 \times 2^{001}$

Then,

$$\begin{array}{ll} 0.11100 & \times 2^{011} = f_1 \\ + & 0.0010101 \times 2^{011} = f_2 \\ \hline & 1.0000101 \times 2^{011} = f_3 \end{array}$$

The significance of the two digits underlined in the right part of the mantissa is suspect, since it is assumed that the corresponding bits of f_1 are zero. The left underlined digit is the overflow past the most significant bit. To finish the addition, f_3 is shifted to the right and the exponent adjusted accordingly. Thus,

$$1.0000101 \times 2^{011} = f_3$$

The shift of the fraction and the adjustment of the exponent yield

$$0.10000101 \times 2^{100} = f_3$$

The result may be rounded, giving

$$0.10001 \times 2^{100} = f_3$$

or truncated, giving

$$0.10000 \times 2^{100} = f_3$$

FLOATING-POINT ALGORITHMS

Multiplication Algorithm

The algorithm for normalized floating-point multiplication is illustrated in Figure 1. This algorithm is an implementation of Equation 2 in the section on floating-point notation. The floating-point numbers being multiplied are A and B written as

$$A = m_A \times b^{e_A}$$
 and $B = m_B \times b^{e_B}$

The result is

$$C = m_C \times b^{e_C}$$

For the resulting m_C , there are three special cases. The m_C may be zero, in which case there is a branch to Step 10 to set C=0. If $m_C\neq 0$, then the most significant bit will




Figure 1. Floating-Point Multiplication

be in either the first or second leftmost bit. If the most significant bit is in the second leftmost bit, then a left shift of m_C is necessary (see Step 5). Otherwise, C is already in normalized form, and there is a branch to Step 6.

In Step 6, the desired rounding scheme is implemented. After this rounding, it is possible that m_C will overflow (see Step 7). In this case, it is necessary to right-shift m_C one bit (see Step 8). Special cases of e_C, are tested for in Step 9.

If there is an overflow or underflow of e_C, it is corrected in Step 10. Otherwise, the result is in range, and the calculation is complete.

Addition Algorithm

The implementation of normalized floating-point addition is more involved than for multiplication. This addition algorithm, outlined in Figure 2, is an implementation of Equation 1 in the section on floating-point notation.

In Step 1, e_A and e_B are compared to determine e_C . For this illustration of the algorithm, it is assumed that $e_A \le e_B$. The right shift (d) required to align m_A is determined in Step 2. The procedure in Step 3 implements the right shift of m_A . In Step 4, the extra bits of m_A are discarded by using the desired rounding technique. The mantissas of A and B are then added in Step 5.




Figure 2. Floating-Point Addition

Now, the procedure becomes somewhat more involved. The m_C may be zero, in which case there is a branch to Step 9 which sets $e_C=0$; a branch to Step 14 sets the special value of the result. The m_C may overflow, making a right shift of one necessary (see Step 7). The m_C may have k leading zeroes; therefore, a left shift of k is required. This normalization step is generally the most involved and time-consuming step to perform. The procedures in Steps 10, 11, and 12 round the m_C , test for a possible overflow due to the rounding, and adjust e_C accordingly. The special case of e_C is determined in Step 13. Finally, after Step 14, the sum C=A+B is formed.

Division Agorithm

Floating-point division is more sophisticated than multiplication and addition since fixed-point processors such as the TMS32020 are not inherently capable of performing division. For example, 1/3 = 0.3333...; only an approximation can be calculated since 1/3 must be represented in a finite number of terms. Several algorithms can be implemented to find good approximations of such numbers. The algorithm implemented in this report is shown in Figure 3.

Step 1 shows the equivalent of A/B. In Step 2, the latter term is expanded using a power series of 1/(1+X), where ϵ (BLO/BHI) is X (ϵ simply denotes that the term is right-shifted 16 bits forming the least significant bits of a 32-bit number). The third term in the power series only affects the LSB of a 32-bit result; therefore, this term and all the following terms can be dropped, as shown in Step 3.

The equation in Step 3 can be implemented on the TMS32020 in two steps. Assuming that the result is a 32-bit number Q and that it is composed of a 16-bit QHI and a 16-bit QLO, think of the equation in Step 3 in the following manner: $A/B = Q - \epsilon X$. The first term is a fair approximation of the result Q, and the second term is a correction term to obtain a better approximation. With this in mind, it can be shown that $(AHI + \epsilon ALO)/BHI$ will give a 16-bit quotient and a 16-bit remainder. Due to the architecture of the TMS32020, the 16-bit quotient will be in the low word of the accumulator and the remainder will be in the high word of the accumulator after the division. Since it is desirable

A divided by B

where
$$A = AHI + \epsilon ALO$$
 $B = BHI + \epsilon BLO$
 $\epsilon = \frac{1}{2WORDSIZE}$, $\frac{1}{216}$

STEP 1: $\frac{AHI + \epsilon ALO}{BHI + \epsilon BLO} = \frac{AHI + \epsilon ALO}{BHI}$ $\left(\frac{1}{1 + \epsilon} \left(\frac{BLO}{BHI}\right)\right)$

STEP 2: $= \frac{AHI + \epsilon ALO}{BHI}$ $\left(1 - \epsilon \left(\frac{BLO}{BHI}\right) + \epsilon^2 \left(\frac{BLO}{BHI}\right)^2...\right)$

STEP 3: $= \frac{AHI + \epsilon ALO}{BHI} - \epsilon \left(\frac{BLO}{BHI}\right)$ $\left(\frac{AHI + \epsilon ALO}{BHI}\right)$

Figure 3. Division Equation

to have a floating-point result, the remainder must be divided by BHI to obtain the low word of the quotient. Now QHI and QLO have been calculated. When placing Q into the correction term (equation in Step 3), note that Q is equal to QHI + QLO. It can be shown that QLO will have no effect on the result since the correction term is multiplied by $\varepsilon.$ Therefore, to calculate A divided by B, simply implement the following equation:

$$\frac{A}{B} = \frac{A}{BHI} - \epsilon \left(\frac{BLO}{BHI} \times QHI \right)$$

where the division is fixed binary (left-shifts and subtracts).

Figure 4 shows the implementation of the division

algorithm that was outlined in Figure 3.

In Step 1, the dividend is right-shifted four times to prevent an overflow. Note that the result is not shifted left to compensate for this shift, because the normalization routine automatically does this. The shift causes the dividend to be limited to 27 significant bits instead of 31. In Step 2, a binary divide (left-shifts and subtracts) is implemented on the dividend by the high 16 bits of the divisor. The 32-bit result contains a quotient in the low 16 bits of the accumulator, and a remainder (R1) in the high 16 bits of the accumulator. R1 is left-shifted fifteen places in Step 3. The new R1 is divided by BHI in Step 4 to calculate the lower 16 bits of the quotient.

The quotient has now been approximated. The 32-bit result is composed of QHI and QLO, as shown in Figure 3. To obtain a better approximation, one term in the power series expansion must be added to the quotient. Therefore, the procedure in Step 5 calculates a 16-bit correction term, which is then added (or subtracted since it is the term following the "1" in the power series) to the 32-bit quotient.

Testing for an overflow of the resulting mantissa is necessary. Since the dividend was left-shifted four places, the resulting quotient will not be negative if an overflow occurred. To detect an overflow, bit 28 in the quotient must be tested. If this bit is a 1, an overflow occurred; if it is a 0, no overflow occurred. If an overflow has occurred, the exponent must be incremented. Finally, it is necessary to normalize the quotient and output the results.




Figure 4. Floating-Point Division

IEEE FLOATING-POINT SINGLE-PRECISION FORMAT

Of interest is a set of formats known as the IEEE standard. This IEEE recommended format consists of a variety of precision formats (single, double, single-extended, and double-extended). The IEEE has also proposed several techniques for handling special cases such as overflow, underflow, $\pm \infty$, and rounding. For complete details, the reader is referred to the proposed IEEE standard.²

The single-precision format is a 32-bit format consisting of a 1-bit sign field s, an 8-bit biased exponent e, and a 23-bit fraction f (see Figure 5). The value of a binary floating-point number X is determined as follows:

$$X = (-1)^s \times 2(e^{-127}) \times 1.f$$




Figure 5. IEEE Floating-Point Single-Precision Format

The advantage of this format is that it is structured in such a way as to provide easy storage and straightforward input/output operations on 8-, 16- and 32-bit processors. The disadvantage with this format is that the large mantissa will generally span several words of memory.

FLOATING-POINT IMPLEMENTATION

IEEE Implementation

The IEEE single-precision format is described here as it applies to the addition, multiplication, and division algorithms. In these floating-point routines written for the TMS32020, all results are truncated to 31 bits to provide more flexibility in the user's development of a rounding scheme suitable for his application. The representations of \pm ∞ are ignored so that the user can decide how to handle these exceptions in a manner that is appropriate for his particular application.

I/O Considerations

The first consideration is the internal representation of the binary floating-point number. If the number is read into the TMS32020 as two 16-bit words, some processing is then necessary to put the floating-point number into a representation which is easier to process. The representation used in the TMS32020 programs in the appendices is shown in Figure 6. This internal representation may be arrived at by a simple manipulation of the IEEE bit fields. For this particular algorithm, it is assumed that the floating-point number is input to the TMS32020 as the four 16-bit fields shown in Figure 6. However, the user can easily supply his

own routine to arrive at this format from two 16-bit inputs to the TMS32020 where the inputs contain the IEEE single-precision format.

The format in Figure 6 was chosen to minimize the execution time of the floating-point addition, multiplication, and division routines. The format of the result is shown in Figure 7. Notice that it is identical to the format in Figure 5 except for CLO. CLO has its 16 most significant bits valid for both the addition, multiplication, and division routines.

Normalization

Since the floating-point routines require normalization, a partial binary search algorithm is implemented in the addition and division routines in the appendices. To begin the normalization routine, note that all mantissas can be considered to be positive with the format used for the result shown in Figure 7. The binary search for the most significant bit (the leftmost 1 since the mantissa is positive) is illustrated in Figure 8.

The first move is to split the result into CHI and CLO. If CHI \neq 0, the most significant bit (MSB) is the CHI; otherwise, it is the CLO. For this example, it is in CLO.




Figure 6. Floating-Point Representation




Figure 7. Result Representation




Figure 8. Partial Binary Search

The next step is to form a 32-bit result with CLO in the most significant word position. It is now possible for the MSB to be in the highest bit location since CLO has been left-shifted 16 times. If this is the case, an overflow has occurred, and the result must be right-shifted once. The normalization routine tests this by branching to NOFLOW if the result is negative. If the number is not negative, the normalization can continue.

The NORM instruction is used in the repeat mode to complete the normalization. Note that this whole normalization routine can be replaced by the following two instructions: RPTK 29 and NORM. The RPTK instruction causes the NORM instruction to be repeated 30 times, thus normalizing a 32-bit number. This method is not implemented here due to the timing. These two instructions always take 31 cycles to normalize a 32-bit number. The normalization routine here takes only 22 cycles (worst case) for normalizing a 32-bit number. Therefore, if program space is more important than timing efficiency, it is best to replace the normalization routine with these two instructions.

Added Precision

As illustrated in Figure 7, the 16 most significant bits of CLO are valid, i.e., C is valid for 31 places beyond the

binary point. Oftentimes the user is not as concerned with the IEEE standard as in being certain that he has enough accuracy for his particular application. Since the TMS32020 uses 16-bit words, the routines in the appendices implicitly maintain a 30-bit mantissa. They also implicitly use a 16-bit exponent. If the user desires this added accuracy and dynamic range, then it is readily implementable with no additional cost in execution time. The normalization for the addition, as mentioned previously, operates over the entire 32-bit accumulator. For the strict IEEE format, the user will only want to normalize over the 25 most significant bits of the accumulator. The structure of the normalization routine makes this modification simple.

The routines in the appendices make no provision for the representation of $\pm \infty$ and exponent underflow and overflow. The user of the routines should consider the degree of significance of these results and the way they should be handled for his particular application. Since these routines are written to operate at maximum speed, truncation of results is used. If the user desires to implement a rounding scheme, then he will also need to check for the possibility of overflow due to the rounding scheme. This step is shown in the multiplication, addition, and division flowcharts (see Figures 1, 2, and 3).

SUMMARY

The TMS32020 may be used to perform floating-point operations with great accuracy, wide dynamic range, and high-speed execution. The design engineer has the responsibility of deciding what type of floating-point format is best for his application. To aid in understanding floating-point operations, several examples have been given that illustrate the manipulations necessary to implement floating-point addition, multiplication, and division algorithms. Flowcharts for these algorithms are also included. The appendices contain the TMS32020 code for the IEEE floating-point single-precision format used in addition, multiplication, and division. The addition and multiplication routines may also be used without modification to implement a format with up to a 30-bit mantissa and a 16-bit exponent without any increase in execution time.

ACKNOWLEDGEMENTS

Major portions of this application report were taken from "Floating-Point Arithmetic with the TMS32010," an application report written by Ray Simar, Jr. The author would also like to thank Gwyn Guidy for her assistance with the floating-point division algorithm.

REFERENCES

- D.J. Kuck, The Structure of Computers and Computations, Vol 1, John Wiley & Sons (1978).
- J. Coonen et al, "A Proposed Standard for Binary Floating-Point Arithmetic," ACM Signum Newsletter, 4-12 (October 1979).
- Donald E. Knuth, Seminumerical Algorithms, Vol 2, 2nd Edition, Addison-Wesley (1981).

APPENDIX A

FLTADD	3202	20 FAMILY MACRO ASSEMBLER PC 1.0 85.157 11:47:00 (PAGE	
0001		****	
0002		*	
0003		* THIS IS A FLOATING-POINT ADDITION ROUTINE WHICH	
0004		* IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT	
0005		* FORMAT ON THE TMS32020.	
		FORMAT ON THE THSS2020.	_
0006			*
0007		*	
8000			
0009		THE TOWNS (ALL TO DIT WORDS)	
0010			
0011		, ALC 0 OK 1 , ASIGN (0 OK -1)	
0012		*	
0013		•	
0014		*	
0015		* (0). 15 BITS ; AHI (NORMALIZED)	
016		*	
017		•	
0018		*	
019		* (0) 9 BITS (0-) ALO	
020		*	
021		•	
1022		*	
023		* AEXP (-127 TO 128)	
024		*	
025		*	
026		* TO CORRESPOND WITH IEEE FORMAT,	
027		* INPUT 0.1F * 2 ** (E + 1)	
0028		* INSTEAD OF 1.F * 2 **E, AND SUBTRACT 127 FROM E.	
0029		#	•
0030		* THE FINAL FORMAT IS THE SAME AS THE INITIAL FORM	44.7
0031		* EXCEPT THAT FOR CLO WE HAVE:	141
0032		* EXCEPT THAT FOR CLU WE HAVE:	
0032		*	
033			
		*	
0035		*	
1036			
037		ALL TO BITS OF CLU ARE VALID. ANTIHING PAST THE	E HAS
038		* BEEN TRUNCATED.	
039		*	
040		*****	
041			•
042		* WORST CASE (EXCLUDING INITIALIZATION AND I/O):	*
043		* 15.4 MICROSECONDS.	*
044		* THIS TIMING INCLUDES THE NORMALIZATION.	•
		* WORDS OF PROGRAM MEMORY: 217	
045		•	*
046		********	***
046			
046 047		•	
046 047 048			
046 047 048 049		•	
0046 0047 0048 0049 0050 0000		* IDT 'FLTADD'	
0046 0047 0048 0049 0050 0000	0000	* IDT 'FLTADD' AORG ASIGN EQU 0	
0046 0047 0048 0049 0050 0000	0000	* IDT 'FLTADD' AORG ASIGN EQU 0 AEXP EQU 1	
0046 0047 0048 0049 0050 0000 0051 0052	0000 0001 0002	IDT 'FLTADD' AORG ASIGN EQU 0 AEXP EQU 1 AHI EQU 2	
0046 0047 0048 0049 0050 0000 0051 0052 0053	0000 0001 0002 0003	* IDT 'FLTADD' AORG ASIGN EQU 0 AEXP EQU 1 AHI EQU 2 ALO EQU 3	
0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055	0000 0001 0002 0003 0004	IDT 'FLTADD' AORG ASIGN EQU 0 AEXP EQU 1 AHI EQU 2	

```
FLTADD
           32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157
                                                             11:47:00 08-19-86
                                                                   PAGE 0002
0058
          0007
                BLO
                        EQU
0059
          8000
                CSIGN
                        EQU
                                8
0060
          0009
                CEXP
                        EQU
0061
          A000
                CHI
                        EQU
                                10
0062
          000B
                CLO
                        EQU
0063
          000C
                D
                        EQU
                                12
0064
          000D
                ONE
                        EQU
                                13
0065
          000E
                TEMP
                        EQU
                                14
0066
          000F
                THREE
                        EQU
                                15
0067
          0010
                SIXT
                        EQU
                                16
0068
          0011
                RESID
                        EQU
                                17
0069
          0012
                TTEEN
                        EQU
                                18
0070
0071
                        INITIALIZATION
0072
0073 0000 C804
                        LDPK
                                             BEGIN ON PAGE 4.
                                4
0074 0001 CE07
                                             SET SIGN EXTENSION.
                        SSXM
0075 0002 5589
                        LARP
0076 0003 D100
                                AR1,>200
                        LRLK
     0004 0200
0077 0005 CB07
                        RPTK
0078 0006 80A0
                        IN
                                *+,PA0
0079 0007 5588
                        LARP
                                0
0080 0008 C000
                        LARK
                                ARO,0
                                             CLEAR EXPONENT REGISTER.
0081 0009 CA01
                        LACK
0082 000A 600D
                        SACL
                                ONE
                                             ONE = 1
0083 000B CA10
                        LACK
                                16
0084 000C 6010
                        SACL
                                SIXT
0085 000D CA03
                        LACK
                                THREE
0086 000E 600F
                        SACL
0087 000F CA0D
                        LACK
                                13
0088 0010 6012
                                TTEEN
                        SACL
0089
                        BEGIN FLOATING POINT ADD
0090
0091
                UP
0092 0011 2001
                        LAC
                                AEXP
                                             FIND LARGEST NUMBER.
0093 0012 1005
                        SUB
                                BEXP
                                             IF EXP ARE THE SAME, JUMP TO AEQB.
0094 0013 F680
                        ΒZ
                                AEQB
     0014 0043
0095 0015 F380
                        BLZ
                                ALTB
                                             IF A IS LESS THAN B, JUMP TO ALTB.
     0016 004D
0096
0097 0017 CE23
                AGTB
                        NEG
0098 0018 0010
                        ADD
                                SIXT
                                             D = (16-D)
0099 0019 F380
                                             JUNP IF EXP DIFFERENCE IS > 16
                        BI 7
                                Αl
     001A 002B
0100
0101
                     EXPONENT DIFFERENCE < 16
0102
0103 001B 600C
                        SACL
                                D
0104 001C 3C0C
                        LT
                                D
                        LACT
0105 0010 4206
                                BHI
                                             BHI IS SHIFTED RIGHT "D" TIMES.
0106 001E 6806
                        SACH
                                BHI
0107 001F 6011
                        SACL
                                RESID
                                             RESIDUAL BITS MUST BE MAINTAINED.
0108 0020 4207
                        LACT
                                BLO
                                             BLO IS SHIFTED RIGHT "D" TIMES.
0109 0021 CE18
                        SFL
                                             MSB (THE 0) IS SHIFTED AWAY.
```

0110 0022 6807

SACH

BLO

'FLTADD ' 32	020 FAMIL	Y MACRO	ASSEMBLER	PC 1.0 85.157 11:47:00 08-19-86 PAGE 0003
0111 0023 200 0112 0024 4D1 0113 0025 600	1 17	LAC OR SACL	BLO RESID BLO	GET BITS THAT WERE SHIFTED FROM BHI.
0114 0026 FF8 0027 003		8	A2	
0115	*			
0116 0117	* E	XPONENT	DIFFERENCE	>16
0118 0028 001	0 A1	ADD	SIXT	
0119 0029 F38 002A 003	0	BLZ	A3	JUMP IF EXPONENT DIFF > 32
0120 002B 600		SACL	D	
0121 002C 3C0		LT	Ď	
0122 002D 420	6	LACT	ВНІ	
0123 002E 680	7	SACH	BLO	
0124 002F CA0	0	ZAC		
0125 0030 600	6	SACL	BHI	
0126 0031 200	0 A2	LAC	ASIGN	A IS LARGER THAN B.
0127 0032 600	8	SACL	CSIGN	THEREFORE, CSIGN = ASIGN.
0128 0033 200		LAC	AEXP	ALIGN THE B MANTISSA.
0129 0034 600		SACL	CEXP	
0130 0035 210		LAC	ALO,1	GET RID OF EXTRA BIT.
0131 0036 600		SACL	ALO	
0132 0037 FF8		В	CHKSGN	DO BOTH NUMBERS HAVE THE SAME SIGN?
0038 007	8			
0133 0134		>> B ,	DECIME - 4	
0135	* ^	// b ,	RESULT = A	
0136 0039 200	2 A3	LAC	AHI	
0137 003A 600		SACL	CHI	
0138 003B 210		LAC	ALO, I	
0139 003C 600	В	SACL	CLO	A IS LARGER THAN B
0140 003D 200	0	LAC	ASIGN	THEREFORE CSIGN = ASIGN
0141 003E 600	8	SACL	CSIGN	
0142 003F 200	1	LAC	AEXP	
0143 0040 600		SACL	CEXP	
0144 0041 FF8	0	В	AROUND	
0042 000				
0145	*			
0146 0043 200		LAC	ASIGN	IF SIGNS ARE THE SAME, CSIGN = ASIGN
0147 0044 600	_	SACL	CSIGN	
0148 0045 210 0149 0046 600	-	LAC	ALO, I	ALIGN MANTISSAS.
0149 0046 600		SACL LAC	ALO	
0150 0047 210		SACL	BLO,1 BLO	
0152 0049 200		LAC	AEXP	SET C EXPONENT = A EXPONENT.
0153 004A 600		SACL	CEXP	SET C EXPONENT = A EXPONENT.
0154 004B FF8		В	CHKSGN	DO BOTH NUMBERS HAVE THE SAME SIGN?
004C 007		_		SO SOME MANDERS THAT THE SAME STORY
0155	•			
0156 004D 001	0 ALTB	ADD	SIXT	D = (16-D)
0157 004E F38	0	BLZ	Bl	JUMP IF EXP DIFF > 16
004F 005				
0158 0050 600		SACL	D	
0159 0051 3C0		LT	D	
0160 0052 420		LACT	AHI	AHI GETS SHIFTED "D" TIMES.
0161 0053 680	۵.	SACA	AHI	

```
PAGE 0004
0162 0054 6011
                        SACL
                                RESID
                                           MAINTAIN EXTRA BITS.
                                             ALO GETS SHIFTED "D" TIMES.
0163 0055 4203
                        LACT
                                ALO
0164 0056 CE18
                        SFL
                                             MSB (THE 0) IS SHIFTED AWAY.
0165 0057 6803
                        SACH
                                AL O
0166 0058 2003
                        LAC
                                ALO
0167 0059 4D11
                        OR
                                RESID
                                             GET RESIDUAL BITS.
0168 005A 6003
                        SACL
                                ALO
0169 005B FF80
                        В
                                B2
     005C 0066
0170
0171
                    EXPONENENT DIFFERENCE > 16
0172
0173 005D 0010 B1
                        ADD
                                SIXT
0174 005E F380
                        BLZ
                                             JUMP IF EXP DIFF > 32
                                В3
     005F 006E
0175 0060 600C
                        SACL
                                D
0176 0061 3C0C
                        LT
                                n
0177 0062 4202
                        LACT
                                AHI
0178 0063 6803
                        SACH
                                ALO
0179 0064 CA00
                        ZAC
0180 0065 6002
                        SACL
                                AHI
0181 0066 2004
                82
                        LAC
                                BSIGN
                                             B IS THE BIGGEST NUMBER.
                                             THEREFORE, LET THE SIGN OF C=BSIGN.
0182 0067 6008
                        SACL
                                CSIGN
0183 0068 2005
                        LAC
                                BEXP
                                             SET C EXPONENT = B EXPONENT.
0184 0069 6009
                        SACL
                                CEXP
0185 006A 2107
                        LAC
                                BLO,1
                                             GET RID OF EXTRA BIT.
0186 006B 6007
                        SACL
                                BLO
0187 006C FF80
                        В
                                CHKSGN
                                             DO BOTH NUMBERS HAVE THE SAME SIGN?
     006D 0078
0188
                        B >> A ,
0189
                                     RESULT = B
0190
0191 006E 2006
                        LAC
                                BHI
0192 006F 600A
                        SACL
                                CHI
0193 0070 2107
                                BLO,1
                        LAC
0194 0071 600B
                                             B IS THE BIGGEST NUMBER
                        SACL
                                CLO
0195 0072 2004
                                BSIGN
                                             THEREFORE, LET THE SIGN OF C=BSIGN
                        LAC
0196 0073 6008
                        SACL
                                CSIGN
0197 0074 2005
                        LAC
                                BEXP
                                             SET C EXPONENT = B EXPONENT
                                CEXP
0198 0075 6009
                        SACL
0199 0076 FF80
                        В
                                AROUND
     0077 00D6
0200
0201 0078 2000
                CHKSGN LAC
                                ASIGN
                                             CHECK THE SIGNS.
0202 0079 1004
                        SUB
                                BSIGN
0203 007A F680
                                ADNOW
                                             IF THEY ARE THE SAME, JUST ADD.
                        θZ
     007B 00A9
0204 007C F380
                                AISNEG
                        BLZ
     0070 0080
                                            DO (\{A\} - \{B\}), SINCE B < 0 AND A > 0.
0205 007E 4002
                BISNEG ZALH
                                AHI
0206 007F 4903
                        ADDS
                                ALO
0207 0080 4507
                        SUBS
                                BLO
0208 0081 4406
                        SUBH
                                BHI
0209 0082 F680
                        ΒZ
                                CZERO
     0083 009A
0210 0084 F380
                        BLZ
                                CNEG
```

32020 FAMILY MACRO ASSEMBLER PC 1.0 85.157

11:47:00 08-19-86

FLTADD

0085 00A1

FLTADÐ	32020	FAMILY MA	CRO	ASSEMBLER	PC 1.0 85.15	08-19-86 E 0005	
0211 0086	6804	SAC	`H	CHI			

0211						
OLII	0086	680A		SACH	CHI	
	0087			SACL	CLO	
	0088			ZAC		
	0089			SACL	CSIGN	WO WORKEN 175 DECIN T
0215	A800			В	NORMAL	GO AND NORMALIZE RESULT.
	0088		4.5456	741.11	OUT	00 (101 141)
	0080		AISNEG		BHI	DO (B - A),
	0080			ADDS	BLO	SINCE A < 0 AND B > 0.
	3800			SUBS	ALO AHI	
	008F 0090			BZ	CZERO	
0220		009A		02	CZERO	
0221	0092		•	BLZ	CNEG	
0221	0093			0.2	0.12.0	
0222	0094			SACH	CHI	
	0095			SACL	CLO	
	0096			ZAC		
	0097			SACL	CSIGN	
0226	0098	FF80		8	NORMAL.	GO AND NORMALIZE RESULTS.
	0099	00B3				
0227			*			
0228	009A	CA00	CZERO	ZAC		HERE, ONLY IF RESULT = 0.
	009B			SACL	CEXP	
	009C			SACL	CSIGN	
	009D			SACL	CHI	
	009E			SACL	CLO	OUTDUT A TERO
0233	009F			В	AROUND	OUTPUT A ZERO.
0004	UUAU	0006	_			
0234	0041	CEID	CNEC	ABS		HERE, IF RESULT IS NEGATIVE.
	00A1		CNEG	SACH	CHI	TIERC, IT RESOLT IS NEGRITAE.
	00A2			SACL	CLO	
	00A4			LALK	>FFFF	
0230		FFFF				
0239	00A6			SACL	CSIGN	
					NORMAL	GO NORMALIZE RESULT.
	00A7	FF80		В		
	00A7 00A8	FF80 00B3		В	NOW INC	do Hommer Habert
0241				5	Nomine	
		0 0B 3	# ADNOW	ZALH	AHI	IF SIGNS ARE THE SAME, JUST ADD.
0242 0243	00A8 00A9 00AA	00B3 4002 4903	# ADNOW	ZALH ADDS	AHI ALO	
0242 0243	00A8 00A9	00B3 4002 4903	# ADNOW	ZALH	AHI	
0242 0243 0244 0245	00A9 00AA 00AB 00AC	00B3 4002 4903 4907 4806	# ADNOW	ZALH ADDS ADDS ADDH	AHI ALO BLO BHI	
0242 0243 0244 0245 0246	00A8 00A9 00AA 00AB 00AC 00AD	00B3 4002 4903 4907 4806 680A	# ADNOW	ZALH ADDS ADDS ADDH SACH	AHI ALO BLO BHI CHI	
0242 0243 0244 0245 0246 0247	00A8 00AA 00AB 00AC 00AD 00AE	00B3 4002 4903 4907 4806 680A 600B	# ADNOW	ZALH ADDS ADDS ADDH SACH SACL	AHI ALO BLO BHI CHI CLO	IF SIGNS ARE THE SAME, JUST ADD.
0242 0243 0244 0245 0246 0247	00A8 00AA 00AB 00AC 00AC 00AE 00AF	00B3 4002 4903 4907 4806 680A 600B F080	# ADNOW	ZALH ADDS ADDS ADDH SACH	AHI ALO BLO BHI CHI	
0242 0243 0244 0245 0246 0247 0248	00A8 00A9 00AA 00AB 00AC 00AD 00AE 00AF 00B0	00B3 4002 4903 4907 4806 680A 600B F080 00C4	# ADNOW	ZALH ADDS ADDS ADDH SACH SACL BV	AHI ALO BLO BHI CHI CLO OVFLOW	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR?
0242 0243 0244 0245 0246 0247 0248	00A8 00A9 00AA 00AB 00AC 00AD 00AE 00BO 00BI	00B3 4002 4903 4907 4806 680A 600B F080 00C4 F680	# ADNOW	ZALH ADDS ADDS ADDH SACH SACL	AHI ALO BLO BHI CHI CLO	IF SIGNS ARE THE SAME, JUST ADD.
0242 0243 0244 0245 0246 0247 0248	00A8 00A9 00AA 00AB 00AC 00AD 00AE 00BO 00BI	00B3 4002 4903 4907 4806 680A 600B F080 00C4	# ADNOW	ZALH ADDS ADDS ADDH SACH SACL BV	AHI ALO BLO BHI CHI CLO OVFLOW	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR?
0242 0243 0244 0245 0246 0247 0248 0249	00A8 00A9 00AA 00AB 00AC 00AD 00AE 00BO 00BI	00B3 4002 4903 4907 4806 680A 600B F080 00C4 F680	# ADNOW	ZALH ADDS ADDS ADDH SACH SACL BV BZ	AHI ALO BLO BHI CHI CLO OVFLOW	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251	00A8 00A9 00AA 00AB 00AC 00AD 00AE 00BO 00BI	00B3 4002 4903 4907 4806 680A 600B F080 00C4 F680		ZALH ADDS ADDS ADDH SACH SACL BV	AHI ALO BLO BHI CHI CLO OVFLOW	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251 0252	00A8 00A9 00AA 00AB 00AC 00AD 00AF 00B0 00B1 00B2	00B3 4002 4903 4907 4806 680A 600B F080 00C4 F680 009A	* *	ZALH ADDS ADDS ADDH SACH SACL BV BZ	AHI ALO BLO BHI CHI CLO OVFLOW CZERO	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR? IS RESULT = 0 ?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251 0252 0253	00A8 00A9 00AA 00AB 00AC 00AD 00AF 00B0 00B1 00B2	00B3 4002 4903 4903 4907 4806 680A 600B F080 00C4 F680 009A		ZALH ADDS ADDS ADDH SACH SACL BV BZ NORMALIZ	AHI ALO BLO BHI CHI CLO OVFLOW CZERO ZE CHI	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251 0252 0253	00A8 00A9 00AA 00AB 00AC 00AD 00AF 00B1 00B2	00B3 4002 4903 4903 4907 4806 680A 600B F080 00C4 F680 009A	* *	ZALH ADDS ADDS ADDH SACH SACL BV BZ	AHI ALO BLO BHI CHI CLO OVFLOW CZERO	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR? IS RESULT = 0 ?
0242 0243 0244 0245 0246 0247 0248 0250 0251 0253 0254	00A8 00A9 00AA 00AB 00AC 00AD 00AF 00B1 00B2	0083 4002 4903 4907 4806 680A 6008 F080 00C4 F680 009A	* *	ZALH ADDS ADDS ADDH SACH SACL BV BZ NORMALIZ	AHI ALO BLO BHI CHI CLO OVFLOW CZERO ZE CHI	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR? IS RESULT = 0 ?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251 0252 0253 0254	00A8 00A9 00AA 00AB 00AC 00AD 00B1 00B2 00B3 00B4 00B5	0083 4002 4903 4907 4806 680A 6008 F080 00C4 F680 009A 200A F680 00BC 400A	* *	ZALH ADDS ADDS ADDH SACH SACL BV BZ NORMALI: LAC BZ	AHI ALO BHI CHI CLO OVFLOW CZERO ZE CHI LO1	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR? IS RESULT = 0 ? DOES CHI HAVE THE MSB?
0242 0243 0244 0245 0246 0247 0248 0249 0250 0251 0252 0253 0254	00A8 00A9 00AA 00AB 00AC 00AD 00B1 00B2 00B3 00B4 00B5 00B6	00B3 4002 4903 4907 4806 680A 600B F080 00C4 F680 009A 200A F680 00BC 400A 490B	* *	ZALH ADDS ADDS ADDH SACH SACL BV BZ NORMALIZ LAC BZ ZALH	AHI ALO BLO BHI CHI CLO OVFLOW CZERO ZE CHI LO1 CHI	IF SIGNS ARE THE SAME, JUST ADD. DID AN OVERFLOW OCCUR? IS RESULT = 0 ? DOES CHI HAVE THE MSB?

```
00BB 00D0
0260 00BC 400B
                        ZALH
                                CLO
                                             HERE IF CLO HAS MSB.
0261 00BD C010
                        LARK
                                AR0,16
                                             OFFSET EXPONENT BY 16.
0262 00BE F380
                        8LZ
                                NOFLOW
                                             DID BIT SEARCH CAUSE OVERFLOW?
     00BF 00CD
0263 00C0 4B12
                        RPT
                                TTEEN
                                             IF NOT, NORMALIZE RESULT.
0264 00C1 CEA2
                        NORM
0265 00C2 FF80
                        В
                                OUTPUT
                                             GO OUTPUT RESULT.
     00C3 00D0
0266
0267
0268
                        FINISHED WITH NORMALIZATION
0269
                        HERE ONLY IF OVERFLOW OCCURRED DURING ADDITION
0270
0271
0272
0273 00C4 CE06
                OVFLOW RSXM
                                             RESET SIGN EXTENSION TO SHIFT RIGHT
0274 00C5 CE19
                        SFR
                                             SHIFT RIGHT.
0275 00C6 680A
                        SACH
                                CHI
                                             STORE NORMALIZED MANTISSA.
0276 00C7 600B
                        SACL
                                CLO
0277 00C8 2009
                        LAC
                                CEXP
                                             DECREMENT EXPONENT.
0278 00C9 000D
                        ADD
                                ONE
0279 00CA 6009
                        SACL
                                CEXP
0280 00CB FF80
                                AROUND
                                             GO OUTPUT RESULTS.
     00CC 00D6
0281
0282
                        OVERLOW OCCURRED DURING BIT SEARCH
0283
0284 00CD 5590
                NOFLOW
                        MAR
                                             DECREMENT EXPONENT.
0285 00CE CE06
                        RSXM
                                             RSXM FOR LOGICAL RIGHT SHIFT.
                                             PERFORM RIGHT SHIFT.
0286 00CF CE19
                        SFR
0287
0288
                        TAKE CARE OF EXPONENT & NORMALIZED MANTISSA,
0289
                        THEN OUTPUT RESULTS.
0290
0291
0292
0293 00D0 700E
                OUTPUT SAR
                                ARO, TEMP
                                             HERE AFTER NORMALIZATION.
0294 00D1 680A
                        SACH
                                CHI
                                             SAVE NORMALIZED MANTISSA.
0295 00D2 600B
                        SACL
                                CLO
0296 00D3 2009
                        LAC
                                CEXP
                                             ADJUST EXPONENT.
0297 00D4 100E
                        SUB
                                .TEMP
0298 00D5 6009
                                CEXP
                        SACL
0299
0300 00D6 5589
                AROUND LARP
                                            RESET POINTER.
0301 00D7 480E
                                THREE
                        RPT
0302 00D8 E0A0
                        OUT
                                *+,PA0
0303 00D9 CE1F
                                             WAIT FOR INTERRUPT.
                        IDLE
```

NO ERRORS, NO WARNINGS

APPENDIX B

NO\$IDT			Y MACRO		PCO.7 84.348	15:24:53 03	3-27-85
						PAGE C	0001
0001		*****	*****	*****	*****	*****	*****
0002		*					*
0003		* T	HIS IS A	A FLOATING-F	POINT MULTIPLICA	TION ROUTINE #	WHICH *
0004		* I	MPLEMEN'	TS THE IEEE	PROPOSED FLOATI	NG-POINT FORMA	* TF
0005		* 0	N THE TI	1832020.			*
0006		*					*
0007		****	*****	*****	******	******	*****
8000		*					
0009		* !	NITIAL F	FORMAT (ALL	16-BIT WORDS)		
0010							
0011		* !	ALL (0 OR 1	ASIGN (0 8	R -1)	
0012		* -					
0013		*					
0014		* -					
0015		* ;	01. 15	5 BITS :	AHI (NORMA	LIZED)	
0016							
0017		*					
0018		* -					
0019		* ;	01 9 B	ITS (0-)	AL0		
0020		* -					
0021		*					
0022		* -					
0023		* ;		!	AEXP (-12)	7 TO 128)	
0024		* -					
0025		*					
0026					IEEE FORMAT,		
0027				1F * 2 ** (
0028			NSTEAD (OF 1.F * 2 ·	**E, AND SUBTRA	CT 127 FROM E.	
0029		*					A -
0030					THE SAME AS THE	INITIAL FURM	41
0031		-	XUEPI II	HAT FOR CLO	ME HAVE:		
0032		*					
0033					CLO		
003 4 003 5			16 B		CEO		
0035		* -					
0036			44 14	TTS OF CLO	ARE VALID. ANYTH	TING PAST THES	E HAS
0038			BEEN TRU		HIVE AMETER HIALLI	ITHO I HO! ITIES!	
0038		* [ACCIN TRUE	CONTRACT.			
0039			****	***	******	*****	*****
0041		*					*
0042			JORST CA	SE (EXCLUDI	NG INITIALIZATI	ON AND I/O):	*
0043				OSECONDS.			*
0044					S THE NORMALIZA	TION.	*
0045				PROGRAM ME			*
0046		*					*
0047		****	****	*****	****	********	*****
0048		*					
0049 0000			AORG				
0050	0000	ASIGN	EQU	O.			
0051	0001	AEXP	EQU	1			
0052	0002	AHI	EQU	2			
0053	0003	ALO .	EQU	3			
0054		BSIGN		4			
0055		BEXP		5			
0056	9006	BHI	EQU	6			

```
15:24:53 03-27-85
NO$IDT
            32020 FAMILY MACRO ASSEMBLER PC0.7 84.348
             *** PRERELEASE ***
                                                                   PAGE 0002
0057
           0007 BL0
                        EQU
0058
           0008
                 CSIGN
                        FOLL
                                 8
0059
           0009
                 CEXP
                        EQU
0060
           A000
                 CHI
                        EQU
                                 10
0061
           000B
                 CLO
                        EQU
                                 11
0062
           0000
                 THI
                        EQU
                                 12
0063
           OOOD
                 NEGONE EQU
                                 13
0064
           000E
                        EQU
                                 14
                 TLO
0065
           000F
                 TEMP
                        EQU
                                 15
0066
0067
8800
                         INITIALIZATION
0069
0070
0071
0072 0000 C804
                        LDPK
                                             BEGIN ON PAGE 4.
                                             SET SIGN EXTENSION.
0073 0001 CE07
                        SSXM
0074 0002 5589
                        LARP
0075 0003 D100
                        LRLK
                                 AR1,>200
      0004 0200
0076 0005 CB07
                         RPTK
                                             READ NUMBERS INTO BLOCK BO.
0077 0006 80A0
                                 *+,PA0
                        IN
0078 0007 0000
                        LARK
                                 ARO, O
                                             CLEAR EXPONENT REGISTER.
0079 0008 5588
                        LARP
                                 >FFFF
0080 0009 D001
                        LALK
      000A FFFF
0081 000B 600D
                         SACL
                                 NEGONE
                                             NEGONE = -1
0082
0083
0084
                        BEGIN FLOATING-POINT MULTIPLICATION.
0085
9800
0087 000C 2001 UP
                                 AEXP
                        LAC
                                             ADD EXPONENTS.
0088 000D 0005
                         ADD
                                 BEXP
0089 000E 6009
                         SACL
                                 CEXP
0090
0091 000F 3C03
                        LT
                                 ALO
                                             FIRST PRODUCT (ALO * BHI)
0092 0010 3806
                         MPY
                                 BHI
0093 0011 CE14
                         PAC
0094 0012 680C
                         SACH
                                 THI
0095 0013 600E
                         SACL
                                 TLO
0096
0097 0014 3002
                                            SECOND PRODUCT (AHI * BLO)
                        LT
                                 AHI
0098 0015 3807
                         MPY
                                 BLO
0099
0100 0016 CE15
                         APAC
                                            HAS EFFECT OF (AHI * BLO + ALO * BHI) * 2 ** -15.
0101 0017 CE15
                         APAC
0102
0103 0018 4800
                         ADDH
                                 THI
0104 0019 490E
                         ADDS
                                 TLO
0105 001A 680C
                         SACH
                                 THI
0106
0107 001B 3806
                         MPY
                                 RHI
                                            (AHI * BHI)
0108 001C CE14
                         PAC
0109 001D 490C
                         ADDS
                                 THI
```

0110

NOSIDT . 32020 FAMILY MACRO ASSEMBLER PC0.7 84.348 15:24:53 03-27-85 *** PRERELEASE *** PAGE 0003 CHI,1 GET RID OF EXTRA SIGN BITS. 0111 001E 690A SACH 0112 001F 610B SACL CLO, 1 0113 0114 0020 F580 BNZ 0K IS RESULT ZERO? 0021 0026 0115 0022 CA00 ZAC 0116 0023 6009 SACL CEXP 0117 0024 FF80 SETSIN 0025 002F 0118 0119 0026 400A 0120 0027 490B NORMALIZE AND WRAP UP. 0K ZALH CHI ADDS CLO 0121 0028 CEA2 NORM 0122 0029 680A SACH CHI 0123 002A 600B SACL CLO ARO, TEMP 0124 002B 700F SAR 0125 0020 2009 LAC CEXP TEMP 0126 002D 100F SUB 0127 002E 6009 SACL CEXP 0128 0129 002F 4100 SETSIN ZALS ASIGN WHAT IS SIGN OF RESULT? 0130 0030 4004 XOR BSIGN 0131 0031 F580 BNZ NEG 0032 0037 0132 0033 CA00 ZAC CSIGN 0133 0034 6008 SACL 0134 0035 FF80 OUTPUT 0036 0039 0135 0037 200D LAC NEGONE 0136 0038 6008 SACL CSIGN 0137 0039 5589 OUTPUT LARP OUTPUT RESULTS. 1 0138 003A CB03 RPTK 3 0139 003B E0A0 OUT *+,PA0 0140 003C CE1F IDLE

NO ERRORS, NO WARNINGS

APPENDIX C

NO\$IDT		ILY MACRO ASSEMB ELEASE ***	LER PC	0.7 84.348	15:25:17	03-27-85
					PAGE	0001
0001	****	******	******	******	*****	****
0002	*					*
0003	*	THIS IS A FLOAT	ING-POIN	T DIVISION RO	UTINE WHICH	*
0004	*	IMPLEMENTS THE				
0005	*	ON THE TMS32020				*
0006	*					*
0007	****	*****	*****	******	*******	****
0008	*					
0009	*	INITIAL FORMAT	(ALL 16-	BIT WORDS)	•	
0010	*					
0011	*	: ALL 0 0R 1	ì	ASIGN (0 OR	-1)	
0012	*					
0013	*					
0014	*					
0015	*	101. 15 BITS	;	AHI (NORMAL	IZED)	
0016	*					
0017	*					
0018	*					
0019	*	(0: 9 BITS :	0-1	AL0		
0020	*					
0021	*					
0022	*					
0023	*	1	;	AEXP (-127	TO 128)	
0024	*					
0025	*					
0026	*	TO CORRESPOND W	ITH IEEE	FORMAT,		
0027	*	INPUT 0.1F * 2				
0028	*	INSTEAD OF 1.F	* 2 **E,	AND SUBTRACT	127 FROM E	
0029	*					
0030	*	THE FINAL FORMA			INITIAL FOR	MAT
0031	*	EXCEPT THAT FOR	CLO WE 1	HAVE:		
0032	*					
0033	*	1/ DITC		01.0		
003 4 00 35	*	: 16 BITS	ł	CLO		•
0035	*					
0037	*	ALL 16 BITS OF	CLO ARE I	UAL TO ANIVEST	NO DACT THE	CE UAC
0037	*	BEEN TRUNCATED.	CLU MRE	VHLID. HNTIMI	NO FMSI IME	SE THS
0039	*	BEEN INONCHIED.				
0040	-	*******	*****	*****	*******	****
0041	*					*
0042		WORST CASE (EXC	LIDING D	NITTAL TZATION	AND 1/0):	*
0043	*	22.8 MICROSECON		12 12 10 12 11 12 11	1110 27071	*
0044	*	THIS TIMING INC		E NORMALIZATI	ON.	*
0045	*	WORDS OF PROGRA				*
0046	*					*
0047	****	*****	****	******	*****	****
0048	*					
0049 0000		AORG O				
0050	0000 ASIG	N EQU O				
0051	0001 AEXP	EQU 1				
0052	0002 AHI	E00 2				
0053	0003 AL0	EQU 3				
0054	0004 BSIG					
0055	0005 BEXP					
0056	0006 BHI	EQU 6				

NO\$IDT			Y MACRO :	ASSEMBLER	PC0.7 84.348	15:25:17	03-27-85
		THEREE				PAGE	0002
0057	0007	DI 0	E-24.1	_			
0057 0058	0007 0008	BLO CSIGN	EQU EQU	7 8			
0059	0000	CEXP		9			
0060	000A	CHI	EQU EQU	10			
0061	000B	CLO	EQU	11			
0062	3000	NEGONE		12			
0063	000D	TEMP	EQU	13			
0064	000E	FOUR	EQU	14			
0065	000F	QM	EQU	15			
0066	0010	QL.	EQU	16			
0067	0011	R1	EQU	17			
0068	0012	R2	EQU	18			
0069	0013	CL	EQU	19			
0070	0014	M1000	EQU	20			
0071	0015	ONE	EQU	21			
0072	0016	THREE	EQU	22			
0073	0017	FITEEN	EQU	23			
0074	0018	THIRTY	EQU	24			
0075	0019	TTEEN	EQU	25			
0076		*					
0077		*					
0078		*	INITIAL	IZATION			
0079		*					
0080		*					
0081		*					
0082 0000			LDPK	4	BEGIN ON PAGE	-	
0083 0001			SSXM		SET SIGN EXTENS	SION.	
0084 0002 0085 0003			LARP	1			
0003			LRLK	AR1,>200			
0086 0005			RPTK	-	DEAD MIMBERS IN		
0087 0006			IN	7 *+,PA0	READ NUMBERS IN	ALO BEOCK BO).
0088 0007			LARP	**,FMU 0			
0089 0008			LARK	ARO,O	CLEAR EXPONENT	DESTREES	
0090 0009			LALK	>FFFF	OCCUMENT CALONEMI	REGISTER.	
000A				21111			
0091 000B			SACL	NEGONE	NEGONE = -1		
0092 0000	D001		LALK	>1000			
0000	1000						
0093,000E	6014		SACL	M1000	M1000 = >1000		
0094 000F	CA04		LACK	4			
0095 0010	600E		SACL	FOUR	FOUR = 4		
0096 0011	CA01		LACK	1			
0097 0012			SACL	ONE	ONE = 1		
0098 0013			LACK	3			
0099 0014			SACL	THREE	THREE = 3		
0100 0015			LAÇK	15			
0101 0016			SACL		FITEEN = 15		
0102 0017			LACK	30			
0103 0018			SACL	THIRTY	THIRTY = 30		
0104 0019			LACK	13			
0105 001A			SACL	TTEEN	TTEEN = 13		
0106 001B			ZAC	CEVE	ALEXD 0545		
0107 0010	6009	ж.	SACL	CEXP	CLEAR CEXP		
0108 0109		*					
0.7.07		•					

PAGE 0003

0110	*	FINISHE	TINI HTIW C	TALIZAȚION
0111	*			
0112	*			
0113 001D 2000		LAC	ASIGN	CSIGN = ASIGN, IF ASIGN = BSIGN.
0114 001E 6008		SACL	CSIGN	
0115 001F 1004			BSIGN	
0116 0020 F680		BZ	OK	ELSE, CSIGN = -1.
0021 0023				
0117 0022 2000		LAC	NEGONE	
0118	*	SACL	CSIGN	
0119 0023 4002			AHI	SHIFT DIVIDEND TO PROTECT FROM OVERFLOW.
0120 0024 4903		ADDS	ALO THREE	
0121 0025 4B16		RPT	THREE	
0122 0026 CE19		SFR		
0123	*			
0124 0027 4B17		RPT	FITEEN	QM = AHI:ALO / BHI, R1 = REMAINDER.
0125 0028 4706		SUBC	BHI	
0126 0029 6811		SACH	R1	HIGH ACCUMULATOR RETAINS REMAINDER.
0127 002A 600F		SACL	QM	
0128 002B 2F11		LAC	R1,15	(R1 * 2**15) / BHI GIVES QL, AND R2.
0129 002C 4B17		RPT	FITEEN	COMPUTES (R1 * 2**15) / BHI.
0130 002D 4706		SUBC	BHI	
0131 002E 6812		SACH	R2	HIGH ACCUMULATOR RETAINS REMAINDER.
0132 002F 6010		SACL	QL	
0133	*			
0134 0030 300F		LT	QM	CORRECTION TERM = (QM * BLO) / BHI.
0135 0031 3807		MPY	BLO	COMPUTES (QM * BLO).
0136 0032 CE14		PAC		
0137 0033 4B17		RPT	FITEEN	COMPUTES (QM * BLO) / BHI.
0138 0034 4706		SUBC	BHI	CONTROL CONTROL DECOT / DIVIS
0139 0035 6013		SACL	CL	
0140 0036 400F		ZALH	ΩM	QM(QL - O)CL = CHI(CLO
0141 0037 4910		ADDS	QL.	WHITE OFFE - CHITCES
0142 0038 1013		SUB	CL	
0143 0039 600B		SACL	CLO	
0144 003A 680A		SACH	CHI	
0145 003B 200A		LAC	CHI	DID AN OVERFLOW OCCUR?
0146 003C 4E14		AND	M1000	DID AN OVERFLOW OCCOR!
0147 003D F680				IF NOT, GOTO NOOVF.
003E 0041		DL	NOUVE	IF NOT, OUTO NOOVE.
0148 003F 2015		LAC	ONE	ELCE INCORMENT CEVE
0149 0040 6009		LAC SACL		ELSE, INCREMENT CEXP.
0150 0041 2001			CEXP	COMPUTE DECUL TANG EVENING
0151 0042 1005				COMPUTE RESULTING EXPONENT.
			BEXP	
0152 0043 0009		ADD	CEXP	
0153 0044 6009		SACL	CEXP	
0154	*			
0155	*			·
0156	*	NORMAL I	ZE	
0157	*			
0158 0045 200A	NORMAL		CHI	DOES CHI HAVE THE MSB?
0159 0046 F680		BZ	LO1	
0047 004E				
0160 0048 400A		ZALH	CHI	IF YES, NORMALIZE RESULT.
0161 0049 490B		ADDS	CLO	
0162 004A 4B19		RPT	TTEEN	WILL PERFORM 14 "NORMS".

```
32020 FAMILY MACRO ASSEMBLER PC0.7 84.348
NOSIDT.
                                                           15:25:17 03-27-85 *
             *** PRERELEASE ***
                                                                 PAGE 0004
 0163 004B CEA2
                        NORM
0164 004C FF80
                        В
                                OUTPUT
                                            GO OUTPUT RESULTS.
     004D 0057
0165 004E 400B L01
                                            HERE, IF CLO HAS MSB.
                        ZALH
                                CLO
0166 004F F380
                                            DID BIT SEARCH CAUSE OVERFLOW?
                        BLZ
                                NOFLOW
      0050 0055
0167 0051 4B19
                        RPT
                                TTEEN
                                            IF NOT, NORMALIZE RESULT.
0168 0052 CEA2
                        NORM
                                            GO OUTPUT RESULT.
0169 0053 FF80
                                OUTPUT
     0054 0057
0170
0171
0172
                        FINISHED WITH NORMALIZATION
0173
0174
                        OVERFLOW OCCURRED DURING BIT SEARCH
0175
                NOFLOW RSXM
0176 0055 CE06
                                            RSXM FOR LOGICAL RIGHT SHIFT.
0177 0056 CE19
                        SFR
                                            PERFORM RIGHT SHIFT.
0178
0179
0180
                        TAKE CARE OF EXPONENT & NORMALIZED MANTISSA,
0181
                        THEN OUTPUT RESULTS.
0182
0183
0184 0057 680A OUTPUT SACH
                                CHI
                                            SAVE NORMALIZED MANTISSA.
0185 0058 600B
                        SACL
                                CLO
0186 0059 5589
                        LARP
                                            RESET POINTER.
0187 005A 4B16
                        RPT
                                THREE
                                            OUTPUT RESULTS, CSIGN, CEXP, CHI, AND CLO.
0188 005B E0A0
                        OUT
                                *+,PA0
0189 005C CE1F
                        IDLE
                                            WAIT FOR INTERRUPT.
```

NO ERRORS, NO WARNINGS