

- Organization . . . 128K × 8-Bit Flash Memory
- Pin Compatible with Existing 1-Megabit EPROMs
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time  
VCC ± 10%

'28F010-10	100 ns
'28F010-12	120 ns
'28F010-15	150 ns
'28F010-17	170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In, and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10 000, 1 000, and 100 Program/Erase Cycle Versions Available
- Low Power Dissipation (VCC = 5.50 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW
 (CMOS-Input Levels)
- Automotive Temperature Range: -40°C to +125°C

**description**


The TMS28F010 is a 1048 576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed.

The TMS28F010 is available in 10 000, 1 000, and 100 program/erase endurance cycle versions.


The TMS28F010 Flash EEPROM is offered in a dual in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2 mm (600-mil) centers, a 32-lead plastic leaded-chip carrier package using 1,25 mm (50-mil) lead spacing (FM suffix), a 32-lead thin small outline package (DD suffix), and a reverse pinout TSOP package (DU suffix).

The TMS28F010 is offered with three choices of temperature ranges of 0°C to 70°C (NL, FML, DDL, and DUL suffixes), -40°C to 85°C (NE, FME, DDE, and DUE suffixes), and -40°C to 125°C (NQ, FMQ, DDQ, and DUQ suffixes). All package types are offered with 168 hour burn-in (4 suffix).

N PACKAGE†  
(TOP VIEW)



FM PACKAGE†  
(TOP VIEW)



† The packages shown are for pinout reference only.

PIN NOMENCLATURE	
A0-A16	Address Inputs
E	Chip Enable
G	Output Enable
NC	No Internal Connection
W	Write Enable
DQ0-DQ7	Data In/Data Out
VCC	5-V Power Supply
VPP	12-V Power Supply
VSS	Ground

ADVANCE INFORMATION

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



TMS28F010


62E D ■ 8961725 0080730 T42 ■ TIIS

1 048 576-BIT FLASH


ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A-DECEMBER 1992-REVISED MARCH 1993

DD PACKAGE†  
(TOP VIEW)



DU PACKAGE†  
REVERSE PINOUT  
(TOP VIEW)



† The packages shown are for pinout reference only.

TEXAS INSTR (ASIC/MEMORY)




ADVANCE INFORMATION

**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A-DECEMBER 1992-REVISED MARCH 1993

device symbol nomenclature


TEXAS INSTR (ASIC/MEMORY)



ADVANCE INFORMATION



functional block diagram



ADVANCE INFORMATION

TEXAS INSTR (ASIC/MEMORY)



**TMS28F010**  
**1 048 576-BIT FLASH**  
**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

Table 1. Operation Modes

MODE†		FUNCTION						
		V <sub>pp</sub> ‡ (1)	$\bar{E}$ (22)	$\bar{G}$ (24)	A0 (12)	A9 (26)	$\bar{W}$ (31)	DQ0-DQ7 (13-15, 17-21)
Read	Read	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X†	X	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IH</sub>	HI-Z
	Standby and Write Inhibit	V <sub>PPL</sub>	V <sub>IH</sub>	X	X	X	X	HI-Z
	Signature Mode	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub> V <sub>IH</sub>	V <sub>H</sub> ‡	V <sub>IH</sub>	MFG Code 97h Device Code 75h
Read/Write	Read	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	X	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IH</sub>	HI-Z
	Standby and Write Inhibit	V <sub>PPH</sub>	V <sub>IH</sub>	X	X	X	X	HI-Z
	Write	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IL</sub>	Data In

† X can be V<sub>IL</sub> or V<sub>IH</sub>‡ 11.5 V < V<sub>H</sub> < 13.0 V§ V<sub>PPL</sub> = V<sub>CC</sub> + 2 V; V<sub>PPH</sub> is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.**operation****read/output disable**

When the outputs of two or more TMS28F010s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices.

To read the output of the TMS28F010, a low-level signal is applied to the  $\bar{E}$  and  $\bar{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

**standby and write inhibit**

Active I<sub>CC</sub> current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\bar{E}$  or to 100  $\mu$ A with a high CMOS level on  $\bar{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F010 draws active current when it is deselected during programming, erasure, or program/erase verification. It will continue to draw active current until the operation is terminated.

**signature mode**

The signature mode provides access to a binary code identifying the manufacturer and device type. This mode is activated when A9 (pin 26) is forced to V<sub>H</sub>. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer's code 97h, and A0 high selects the device code 75h, as shown in the signature mode table below:

IDENTIFIER†	PINS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer Code	V <sub>IL</sub>	1	0	0	1	0	1	1	1	97
Device Code	V <sub>IH</sub>	0	1	1	1	0	1	0	1	75

†  $\bar{E} = \bar{G} = V_{IL}$ , A1-A8 = V<sub>IL</sub>, A9 = V<sub>H</sub>, A10-A16 = V<sub>IL</sub>, V<sub>pp</sub> = V<sub>PPL</sub>.**programming and erasure**

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1's, may be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.

TEXAS INSTR (ASIC/MEMORY)

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

6-129

ADVANCE INFORMATION

## 1 048 576-BIT FLASH

## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

## command register

The command register controls the program and erase functions of the TMS28F010. The signature mode may be activated using the command register in addition to the above method. When  $V_{PP}$  is high, the contents of the command register, and therefore the function being performed, may be changed. The command register is written to when  $\bar{E}$  is low and  $\bar{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

## power supply considerations

Each device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  will require it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

Table 2. Command Definitions

COMMAND	REQUIRED BUS CYCLES	FIRST BUS CYCLE			SECOND BUS CYCLE		
		OPERATION (see Note 1)	ADDRESS	DATA	OPERATION	ADDRESS	DATA
Read	1	Write	X	00h	Read	RA	RD
Signature Mode	3	Write	X	90h	Read	0000 0001	97h 75h
Set-up Erase/Erase	2	Write	X	20h	Write	X	20h
Erase Verify	2	Write	EA <sup>†</sup>	A0h	Read	X	EVD
Set-up Program/Program	2	Write	X	40h	Write	PA	PD
Program Verify	2	Write	X	C0h	Read	X	PVD
Reset	2	Write	X	FFh	Write	X	FFh

NOTE 1: Modes of operation are defined in Table 1.

## † Description of Terms

- EA Address of memory location to be read during erase verify.
- RA Address of memory location to be read.
- PA Address of memory location to be programmed. Address is latched on the falling edge of  $\bar{W}$ .
- RD Data read from location RA during the read operation.
- EVD Data read from location EA during erase verify.
- PD Data to be programmed at location PA. Data is latched on the rising edge of  $\bar{W}$ .
- PVD Data read from location PA during program verify.

ADVANCE INFORMATION

TEXAS INSTR (ASIC/MEMORY)




TEXAS  
INSTRUMENTS

**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the N package.

ADVANCE INFORMATION

TEXAS INSTR (ASIC/MEMORY)



**command definitions****read command**

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 00h into the command register invokes the read operation. Also, when the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different, valid command is written to the command register.

**signature mode command**

The signature mode is activated by writing 90h into the command register. The manufacturer's code (97h) is identified by the value read from address location 0000h, and the device code (75h) is identified by the value read from address location 0001h.

**set-up erase/erase commands**

The erase algorithm initiates with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = 12\text{ V}$ , and  $V_{CC} = 5\text{ V}$ . To enter the erase mode, write the set-up erase command, 20h, into the command register. After the TMS28F010 is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase verify, read, or reset command is received.

**erase-verify command**

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\bar{W}$ . The address of the byte to be verified is latched on the falling edge of  $\bar{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010 applies a margin voltage to each byte. If FFh is read from the byte, then all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, then an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010.

**set-up program/program commands**

The programming algorithm initiates with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = 12\text{ V}$ , and  $V_{CC} = 5\text{ V}$ . To enter the programming mode, write the set-up program command, 40h, into the command register. The programming operation will be invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\bar{W}$ , and data is latched internally on the rising edge of  $\bar{W}$ . The programming operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$  pulse. The program operation requires 10  $\mu\text{s}$  for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program verify, read, or reset command is received.

TEXAS INSTR (ASIC/MEMORY)

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A-DECEMBER 1992-REVISED MARCH 1993

**program-verify command**

The TMS28F010 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed.

The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation will end on the rising edge of W.

While verifying a byte, the TMS28F010 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming can continue to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

**reset command**

To reset the TMS28F010 after set-up erase command or set-up program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

**Fastwrite algorithm**

The TMS28F010 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

**Fasterase algorithm**

The TMS28F010 is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

**parallel erasure**

To reduce total erase time, several devices may be erased in parallel. Since each Flash EEPROM may erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished. See Figure 3, Parallel Erase Flow Diagram.


Examples of how to mask a device during parallel erase include driving the device's  $\bar{E}$  pin high, writing the read command (00h) to the device when the others receive a setup erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.

ADVANCE INFORMATION

TEXAS INSTR (ASIC/MEMORY)



ADVANCE INFORMATION



Bus Operation	Command	Comments
Initialize Address		
Standby		Wait for Vpp to Ramp to VppH (see Note 2) Initialize Pulse Count
Write	Set Up Program Write	Data = 40h
Write	Write Data	Valid Address/Data
Standby		Wait = 10 μs
Write	Program-Verify	Data = C0h; Ends Program Operation
Standby		Wait = 6 μs
Read		Read Byte to Verify Programming; Compare Output to Expected Output
Write	Read	Data = 00h; Resets Register for Read Operations
Standby		Wait for Vpp to Ramp to VpPL (see Note 3)

- NOTES: 2. Refer to the recommended operating conditions for the value of VppH.  
 3. Refer to the recommended operating conditions for the value of VpPL.


Figure 1. Programming Flowchart: Fastwrite Algorithm

TEXAS INSTR (ASIC/MEMORY)



ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A—DECEMBER 1992—REVISED MARCH 1993



Bus Operation	Command	Comments
		Entire Memory Must = 00h Before Erasure Use Fastwrite Programming Algorithm
		Initialize Addresses
Standby		Wait for Vpp to Ramp to VppH (see Note 2)
		Initialize Pulse Count
Write	Set Up Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Wait = 10 ms
Write	Erase Verify	Addr = Byte to Verify; Data = A0h; Ends the Erase Operation
Standby		Wait = 6 μs
Read		Read Byte to Verify Erasure; Compare Output to FFh
Write	Read	Data = 00h; Resets Register for Read Operations
Standby		Wait for Vpp to Ramp to VpPL (see Note 3)

ADVANCE INFORMATION

- NOTES: 2 Refer to the recommended operating conditions for the value of VppH.  
3 Refer to the recommended operating conditions for the value of VpPL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm


TEXAS INSTR (ASIC/MEMORY)



ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

ADVANCE INFORMATION



NOTE: n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram

TEXAS INSTR (ASIC/MEMORY)



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ (see Note 4)	.....	-0.6 V to 7 V
Supply voltage range, $V_{PP}$	.....	-0.6 V to 14 V
Input voltage range (see Note 5): All inputs except A9	.....	-0.6 V to $V_{CC} + 1 V$
A9 (see Note 5)	.....	-0.6 V to 13.5 V
Output voltage range (see Note 6)	.....	-0.6 V to $V_{CC} + 1 V$
Operating free-air temperature range during read/erase/program (NL, FML, DDL, DUL)	.....	0°C to 70°C
Operating free-air temperature range during read/erase/program (NE, FME, DDE, DUE)	.....	-40°C to 85°C
Operating free-air temperature range during read/erase/program (NQ, FMQ, DDQ, DUQ)	.....	-40°C to 125°C
Storage temperature range	.....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. All voltage values are with respect to GND.

5. The voltage on any input pin may undershoot to -2.0 V for periods less than 20 ns.

6. The voltage on any output pin may overshoot to 7.0 V for periods less than 20 ns.

ADVANCE INFORMATION

TEXAS INSTR (ASIC/MEMORY)



TEXAS  
INSTRUMENTS

## 1 048 576-BIT FLASH

## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A-DECEMBER 1992-REVISED MARCH 1993

## recommended operating conditions

		'28F010-10 '28F010-12 '28F010-15 '28F010-17			UNIT
		MIN	TYP	MAX	
V <sub>CC</sub>	Supply voltage	During write/read/flash erase			V
V <sub>PP</sub>	Supply voltage	During read only (V <sub>PP1</sub> )			V
		During write/read/flash erase (V <sub>PPH</sub> )			V
V <sub>IH</sub>	High-level dc input voltage	TTL	2	V <sub>CC</sub> +0.5	V
		CMOS	V <sub>CC</sub> -0.5	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Low-level dc input voltage	TTL	-0.5	0.8	V
		CMOS	GND-0.2	GND+0.2	V

## electrical characteristics over full ranges of operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2.5 mA	2.4			V	
		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.4				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 5.8 mA	0.45			V	
		I <sub>OL</sub> = 100 μA	0.1				
I <sub>I</sub>	Input current (leakage)	All except A9	V <sub>I</sub> = 0 to 5.5 V			μA	
		A9	V <sub>I</sub> = 0 to 13 V				
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub>	±100			μA	
I <sub>PP1</sub>	V <sub>PP</sub> supply current (read/standby)	V <sub>PP</sub> = V <sub>PPH</sub> , read mode	200			μA	
		V <sub>PP</sub> = V <sub>PP1</sub>	±10				
I <sub>PP2</sub>	V <sub>PP</sub> supply current (during program pulse) (see Note 7)	V <sub>PP</sub> = V <sub>PPH</sub>	30			mA	
I <sub>PP3</sub>	V <sub>PP</sub> supply current (during flash erase) (see Note 7)	V <sub>PP</sub> = V <sub>PPH</sub>	30			mA	
I <sub>PP4</sub>	V <sub>PP</sub> supply current (during program/erase verify) (see Note 7)	V <sub>PP</sub> = V <sub>PPH</sub>	5.0			mA	
I <sub>CCS</sub>	V <sub>CC</sub> supply current (stand-by)	TTL-Input level	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IH</sub>			1	mA
		CMOS-Input level	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>CC</sub>			100	μA
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active read)	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IL</sub> , f = 6 MHz, outputs open	30			mA	
I <sub>CC2</sub>	V <sub>CC</sub> average supply current (active write) (see Note 7)	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IL</sub> , programming in progress	10			mA	
I <sub>CC3</sub>	V <sub>CC</sub> average supply current (flash erase) (see Note 7)	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IL</sub> , erasure in progress	15			mA	
I <sub>CC4</sub>	V <sub>CC</sub> average supply current (program/erase verify) (see Note 7)	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IL</sub> , V <sub>PP</sub> = V <sub>PPH</sub> , program/erase-verify in progress	15			mA	

NOTE 7: Not 100% tested; characterization data available.

TEXAS INSTR (ASIC/MEMORY)



TEXAS  
INSTRUMENTS

**TMS28F010**  
**1 048 576-BIT FLASH**  
**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**  
SMJS011A-DECEMBER 1992-REVISED MARCH 1993

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1 \text{ MHz}^\dagger$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_i$ Input capacitance	$V_i = 0, f = 1 \text{ MHz}$			6	pF
$C_o$ Output capacitance	$V_o = 0, f = 1 \text{ MHz}$			12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.

**PARAMETER MEASUREMENT INFORMATION**





Figure 4. AC Test Output Load Circuit

**AC testing input/output wave forms**



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  as close as possible to the device pins.

**ADVANCE INFORMATION**

TEXAS INSTR (ASIC/MEMORY)



## 1 048 576-BIT FLASH

## ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS011A—DECEMBER 1992—REVISED MARCH 1993

## switching characteristics over full ranges of recommended operating conditions

DESCRIPTION	TEST CONDITIONS	ALTERNATE SYMBOL	'28F010-10		'28F010-12		'28F010-15		'28F010-17		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a</sub> (A) Access time from address	C <sub>L</sub> = 100 pF 1 Series 74 TTL Load Input t <sub>r</sub> ≤ 20 ns Input t <sub>f</sub> ≤ 20 ns	t <sub>AVQV</sub>	100		120		150		170		ns
t <sub>a</sub> (E) Access time from chip enable		t <sub>ELQV</sub>	100		120		150		170		ns
t <sub>en</sub> (G) Access time from output enable		t <sub>GLQV</sub>	45		50		55		60		ns
t <sub>c</sub> (R) Read cycle time		t <sub>AVAV</sub>	100		120		150		170		ns
t <sub>d</sub> (E) Delay time, chip enable low to low-Z output		t <sub>ELQX</sub>	0		0		0		0		ns
t <sub>d</sub> (G) Delay time, output enable low to low-Z output		t <sub>GLQX</sub>	0		0		0		0		ns
t <sub>dis</sub> (E) Chip disable to hi-Z output		t <sub>EHQZ</sub>	0	55	0	55	0	55	0	55	ns
t <sub>dis</sub> (G) Hold time, output enable to hi-Z output		t <sub>GHQZ</sub>	0	30	0	30	0	35	0	35	ns
t <sub>h</sub> (D) Hold time, data valid from address, E, or G†		t <sub>AXQX</sub>	0		0		0		0		ns
t <sub>wr</sub> (W) Write recovery time before read		t <sub>WHGL</sub>	6		6		6		6		μs

† Whichever occurs first.

## AC characteristics—write/erase/program operations

DESCRIPTION	ALTERNATE SYMBOL	'28F010-10		'28F010-12		'28F010-15		'28F010-17		UNIT
		MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	
t <sub>c</sub> (W) Write cycle time	t <sub>AVAV</sub>	100		120		150		170		ns
t <sub>su</sub> (A) Address setup time	t <sub>AVWL</sub>	0		0		0		0		ns
t <sub>h</sub> (A) Address hold time	t <sub>WLAX</sub>	55		60		60		70		ns
t <sub>su</sub> (D) Data setup time	t <sub>DVWH</sub>	50		50		50		50		ns
t <sub>hw</sub> (D) Data hold time	t <sub>WHDX</sub>	10		10		10		10		ns
t <sub>wr</sub> (W) Write recovery time before read	t <sub>WHGL</sub>	6		6		6		6		μs
t <sub>rr</sub> (W) Read recovery time before write	t <sub>GHWL</sub>	0		0		0		0		μs
t <sub>su</sub> (E) Chip enable setup time before write	t <sub>ELWL</sub>	20		20		20		20		ns
t <sub>h</sub> (E) Chip enable hold time	t <sub>WHEH</sub>	0		0		0		0		ns
t <sub>w</sub> (W) Write pulse duration (see Note 8)	t <sub>WLWH</sub>	60		60		60		60		ns
t <sub>wh</sub> (W) Write pulse duration high	t <sub>WHWL</sub>	20		20		20		20		ns
t <sub>c</sub> (W)B Duration of programming operation	t <sub>WHWH1</sub>	10		10		10		10		μs
t <sub>c</sub> (E)B Duration of erase operation	t <sub>WHWH2</sub>	9.5	10	9.5	10	9.5	10	9.5	10	ms
t <sub>su</sub> (P)E V <sub>pp</sub> setup time to chip enable low	t <sub>VPEL</sub>	1.0		1.0		1.0		1.0		μs
t <sub>su</sub> (E)P Chip enable, setup time to V <sub>pp</sub> ramp	t <sub>EHVP</sub>	100		100		100		100		ns
t <sub>s</sub> (P)R V <sub>pp</sub> rise time	t <sub>VPPR</sub>	1		1		1		1		μs
t <sub>s</sub> (P)F V <sub>pp</sub> fall time	t <sub>VPPF</sub>	1		1		1		1		μs

NOTE 8: Rise/fall time ≤ 10 ns.

ADVANCE INFORMATION



TEXAS  
INSTRUMENTS



**ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY**

SMJS011A-DECEMBER 1992-REVISED MARCH 1993

**alternative  $\overline{CE}$ -controlled writes**

DESCRIPTION	ALTERNATE SYMBOL	'28F010-10		'28F010-12		'28F010-15		'28F010-17		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(W)}$ Write cycle time	$t_{AVAV}$	100		120		150		170		ns
$t_{su(A)}$ Address setup time	$t_{AVEL}$	0		0		0		0		ns
$t_{hE(A)}$ Address hold time	$t_{ELAX}$	75		80		80		90		ns
$t_{su(D)}$ Data setup time	$t_{DVEH}$	50		50		50		50		ns
$t_{hE(D)}$ Data hold time	$t_{EHDX}$	10		10		10		10		ns
$t_{wr(E)}$ Write recovery time before read	$t_{EHGL}$	6		6		6		6		$\mu$ s
$t_{rr(E)}$ Read recovery time before write	$t_{GHLE}$	0		0		0		0		$\mu$ s
$t_{su(W)}$ Write enable setup time before chip enable	$t_{WLEL}$	0		0		0		0		ns
$t_{h(W)}$ Write enable hold time	$t_{EHWH}$	0		0		0		0		ns
$t_{w(E)}$ Write pulse duration	$t_{ELEH}$	70		70		70		80		ns
$t_{wh(E)}$ Write pulse duration high	$t_{EHLE}$	20		20		20		20		ns
$t_{su(P)E}$ $V_{pp}$ setup time to chip enable low	$t_{VPEL}$	1.0		1.0		1.0		1.0		$\mu$ s
$t_{c(W)B}$ Duration of programming operation	$t_{EHEH}$	10		10		10		10		$\mu$ s

ADVANCE INFORMATION




Figure 5. Read Cycle Timing

TEXAS INSTR (ASIC/MEMORY)



PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION





Figure 6. Write Cycle Timing

TEXAS INSTR (ASIC/MEMORY)



PARAMETER MEASUREMENT INFORMATION

TEXAS INSTR (ASIC/MEMORY)



ADVANCE INFORMATION

Figure 7. Write Cycle (Alternative  $\overline{CE}$ -Controlled Writes) Timing



PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION




Figure 8. Flash-Erase Cycle Timing

TEXAS INSTR (ASIC/MEMORY)

