

HM538123A Series

Preliminary

131,072-Word x 8-Bit Multiport CMOS Video RAM

DESCRIPTION


The HM538123A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 8-bit and the data of one row (256-word x 8-bit) respectively in one cycle of RAM. And the HM538123A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word x 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit
- Access Time
 - RAM 80 ns/100 ns (max)
 - SAM 25 ns/25 ns (max)
- Cycle Time
 - RAM 150 ns/190 ns (min)
 - SAM 30 ns/30 ns (min)
- Low Power
 - Active
 - RAM 360 mW (max)
 - SAM 280 mW (max)
 - Standby 38.5 mW (max)
- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Split Transfer Cycle Capability
- Block Write Mode Capability
- Flash Write Mode Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

PIN DESCRIPTION

| Pin Name | Function |
|--------------------------------------|------------------------------|
| A ₀ -A ₈ | Address Input |
| I/O ₀ -I/O ₇ | RAM Port Data Inputs/Outputs |
| SI/O ₀ -SI/O ₇ | SAM Port Data Inputs/Outputs |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| WE | Write Enable |
| DT/OE | Data Transfer/Output Enable |
| SC | Serial Clock |
| SE | SAM Port Enable |
| DSF | Special Function Input Flag |
| QSF | Special Function Output Flag |
| V _{CC} | Power Supply |
| V _{SS} | Ground |
| NC | No Connection |



PIN OUT




ORDERING INFORMATION

| Part No. | Access Time | Package |
|---------------|-------------|-------------------------------------|
| HM538123AJ-8 | 80 ns | 400 mil 28-pin Plastic SOJ (CP-28D) |
| HM538123AJ-10 | 100 ns | |
| HM538123AZ-8 | 80 ns | 475 mil 28-pin Plastic ZIP (ZP-40) |
| HM538123AZ-10 | 100 ns | |



■ BLOCK DIAGRAM



0089-3



PIN FUNCTIONS

\overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determine the operation cycle of the HM538123A.

\overline{CAS} (input pin): Column address and DSF signal are fetched into chip at the falling edge of \overline{CAS} , which determines the operation mode of HM538123A. \overline{CAS} controls output impedance of I/O in RAM.

A_0-A_8 (input pins): Row address (AX_0-AX_8) is determined by A_0-A_8 level at the falling edge of \overline{RAS} . Column address (AY_0-AY_7) is determined by A_0-A_7 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

\overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538123A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

$I/O_0-I/O_7$ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of \overline{CAS} .

$\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

$SI/O_0-SI/O_7$ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of \overline{RAS} when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of \overline{CAS} when block write is executed.

QSF (output pin): QSF outputs data of address A_7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

• Table 1. Operation Cycles of the HM538123A

| Input Level at the Falling Edge of \overline{RAS} | | | | | DSF at the Falling Edge of \overline{CAS} | Operation Mode |
|---|-------------------------------|-----------------|-----------------|-----|---|---------------------------|
| \overline{CAS} | $\overline{DT}/\overline{OE}$ | \overline{WE} | \overline{SE} | DSF | | |
| L | X | L | X | X | — | Logic Operation Set/Reset |
| L | X | H | X | X | — | CBR Refresh |
| H | L | L | L | L | X | Write Transfer |
| H | L | L | H | L | X | Pseudo Transfer |
| H | L | L | X | H | X | Split Write Transfer |
| H | L | H | X | L | X | Read Transfer |
| H | L | H | X | H | X | Split Read Transfer |
| H | H | L | X | L | L | Read/Mask Write |
| H | H | L | X | L | H | Mask Block Write |
| H | H | L | X | H | X | Flash Write |
| H | H | H | X | L | L | Read/Write |
| H | H | H | X | L | H | Block Write |
| H | H | H | X | H | X | Color Register Read/Write |

Note: X: Don't care.



■ OPERATION OF HM538123A

- **RAM Read Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

- **RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

- Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

- Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode, the mask data is retained during the page access.

- **High-Speed Page Mode Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

- **Color Register Set/Read Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just the same as the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and read, early write and delayed write cycle can be executed. In this cycle, HM538123A refreshes the row address fetched at the falling edge of \overline{RAS} .




Figure 1. Use of Flash Write



• **Flash Write Cycle** ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high, $\overline{\text{WE}}$ low and DSF high at the falling edge of $\overline{\text{RAS}}$)

In a flash write cycle, a row of data (256-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When $\overline{\text{CAS}}$ and $\overline{\text{DT/OE}}$ is set high, $\overline{\text{WE}}$ is low, and DSF is high at the falling edge of $\overline{\text{RAS}}$, this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Block Write Cycle** ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$, DSF high at the falling edge of CAS)

In a block write cycle, 4 columns of data (4-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of

color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of $\overline{\text{CAS}}$ determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Normal Mode Block Write Cycle** ($\overline{\text{WE}}$ high at the falling edge of $\overline{\text{RAS}}$)

The data on 8 I/Os are all cleared when $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$.

• **Mask Block Write Mode** ($\overline{\text{WE}}$ low at the falling edge of $\overline{\text{RAS}}$)

When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, HM538123A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the $\overline{\text{RAS}}$ cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2. Use of Block Write



• Transfer Operation

The HM538123A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{\text{CAS}}$ high and $\overline{\text{DT}}/\overline{\text{OE}}$ low at the falling edge of $\overline{\text{RAS}}$. They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle and split read transfer cycle: RAM to SAM

Write transfer cycle and split write transfer cycle: SAM to RAM

- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$)

This cycle becomes read transfer cycle by driving $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$. The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$. After the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{\text{DT}}/\overline{\text{OE}}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDP} (min) specified between the last SAM access before transfer and $\overline{\text{DT}}/\overline{\text{OE}}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{\text{DT}}/\overline{\text{OE}}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ low, $\overline{\text{SE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$)

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when $\overline{\text{CAS}}$ is high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ low, $\overline{\text{SE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$. Data should be input to SI/O later than t_{SID} (min) after $\overline{\text{RAS}}$ becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after $\overline{\text{RAS}}$ becomes high. In this cycle, SAM access is inhibited during $\overline{\text{RAS}}$ low, therefore, SC must not be risen.

Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ low, $\overline{\text{SE}}$ low and DSF low at the falling edge of $\overline{\text{RAS}}$)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{\text{RAS}}$. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after $\overline{\text{RAS}}$ becomes high. SAM access is inhibited during $\overline{\text{RAS}}$ low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX_6).




Figure 3. Real Time Read Transfer



Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, HM538123A must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 8-bit each. Let us suppose that data is read from upper data register DR1 (the row address AX_8 is 0 and SAM address A_7 is 1). When split read transfer is executed setting row address AX_8 0 and SAM start addresses A_0 to A_6 , 128-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A_7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX_8 1 and SAM start addresses A_0 to A_6 while data are read from data register DR1, 128-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX_8 is 1. In split read data transfer, the SAM start address A_7 is automatically set in the data register which isn't used.

The data on SAM address A_7 , which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF is high at the falling edge of \overline{RAS} . The cycle can be executed asynchronously with SC. However, HM538123A must be satisfied t_{STS} (min) timing specified between SC rising and \overline{RAS} falling. SAM start address must be accessed, satisfying t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.

Split Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

A continuous serial write cannot be executed because accessing SAM is inhibited during \overline{RAS} low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX_8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.




Figure 4. Block Diagram for Split Transfer






Figure 5. Limitation in Split Transfer

• SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When \overline{SE} is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) \overline{RAS} only refresh cycle, (2) \overline{CAS} before \overline{RAS} (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) \overline{RAS} Only Refresh Cycle: \overline{RAS} only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is in-

put through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because \overline{CAS} circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, \overline{WE} must be high at the falling edge of \overline{RAS} .

- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

• Logic Operation Mode

The HM538123A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (\overline{CAS} low and \overline{WE} low at the falling edge of \overline{RAS})

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when \overline{CAS} and \overline{WE} are low at the falling edge of \overline{RAS} . In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of \overline{RAS} . When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one \overline{RAS} cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data

programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

• Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A₀-A₃ levels at the falling edge of RAS. (A₄-A₈ are Don't care.) Logic operation codes (A₃,A₂,A₁,A₀) = (0,1,0,1)(THROUGH) resets

the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of RAS in logic operation set/reset cycle when mask data is not used.

• Mask Data Programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in




Figure 6. Logic Operation Set/Reset

• Table 2. Logic Code

| Logic Code | | | | Symbol | Write Data | Note |
|----------------|----------------|----------------|----------------|---------|--|----------------------------|
| A ₃ | A ₂ | A ₁ | A ₀ | | | |
| 0 | 0 | 0 | 0 | ZERO | 0 | Logic Operation Mode Set |
| 0 | 0 | 0 | 1 | AND1 | D _i •M _i | |
| 0 | 0 | 1 | 0 | AND2 | $\overline{D_i} \cdot M_i$ | |
| 0 | 0 | 1 | 1 | — | M _i | |
| 0 | 1 | 0 | 0 | AND3 | D _i • $\overline{M_i}$ | |
| 0 | 1 | 0 | 1 | THROUGH | D _i | Logic Operation Mode Reset |
| 0 | 1 | 1 | 0 | EOR | $\overline{D_i} \cdot M_i + D_i \cdot \overline{M_i}$ | Logic Operation Mode Set |
| 0 | 1 | 1 | 1 | OR1 | D _i + M _i | |
| 1 | 0 | 0 | 0 | NOR | $\overline{D_i} \cdot \overline{M_i}$ | |
| 1 | 0 | 0 | 1 | ENOR | D _i •M _i + $\overline{D_i} \cdot \overline{M_i}$ | |
| 1 | 0 | 1 | 0 | INV1 | $\overline{D_i}$ | |
| 1 | 0 | 1 | 1 | OR2 | $\overline{D_i} + M_i$ | |
| 1 | 1 | 0 | 0 | INV2 | $\overline{M_i}$ | |
| 1 | 1 | 0 | 1 | OR3 | D _i + $\overline{M_i}$ | |
| 1 | 1 | 1 | 0 | NAND | $\overline{D_i} + \overline{M_i}$ | |
| 1 | 1 | 1 | 1 | ONE | 1 | |


Note: D_i: External Data-in.
M_i: The data of the memory cell.



this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling WE at the falling edge of RAS in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.



0089-10

Figure 7. 2 Types of Mask Write Function and Logic Operation Function



Logic Operation Mode Write Cycle (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modify-write operation is executed internally.

(1) Reading memory cell data in given address into internal bus.

(2) Executing operation between the data given in I/O pin and memory cell data.

(3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit | Note |
|-----------------------|-----------|----------------|------|------|
| Terminal Voltage | V_T | - 1.0 to + 7.0 | V | 1 |
| Power Supply Voltage | V_{CC} | - 0.5 to + 7.0 | V | 1 |
| Power Dissipation | P_T | 1.0 | W | |
| Operating Temperature | T_{opr} | 0 to + 70 | °C | |
| Storage Temperature | T_{stg} | - 55 to + 125 | °C | |

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
|--------------------|----------|-------|-----|-----|------|------|
| Supply Voltage | V_{CC} | 4.5 | 5.0 | 5.5 | V | 1 |
| Input High Voltage | V_{IH} | 2.4 | — | 6.5 | V | 1 |
| Input Low Voltage | V_{IL} | - 0.5 | — | 0.8 | V | 1, 2 |

Notes: 1. All voltages referenced to V_{SS} .
2. - 3.0V for pulse width ≤ 10 ns.



HM538123A Series
• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Test Conditions | | Note |
|---|------------|-------------|-----|--------------|-----|---------------|--|---|------|
| | | Min | Max | Min | Max | | RAM Port | SAM Port | |
| Operating Current | I_{CC1} | — | 65 | — | 50 | mA | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| | I_{CC7} | — | 115 | — | 100 | mA | | | |
| Standby Current | I_{CC2} | — | 7 | — | 7 | mA | $\overline{RAS}, \overline{CAS} = V_{IH}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ | |
| | I_{CC8} | — | 50 | — | 50 | mA | | $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| RAS Only Refresh Current | I_{CC3} | — | 65 | — | 50 | mA | \overline{RAS} Cycling $\overline{CAS} = V_{IH}$ $t_{RC} = \text{Min}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| | I_{CC9} | — | 115 | — | 100 | mA | | | |
| Page Mode Current | I_{CC4} | — | 70 | — | 65 | mA | \overline{CAS} Cycling $RAS = V_{IL}$ $t_{PC} = \text{Min}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| | I_{CC10} | — | 120 | — | 115 | mA | | | |
| \overline{CAS} Before RAS Refresh Current | I_{CC5} | — | 55 | — | 40 | mA | \overline{RAS} Cycling $t_{RC} = \text{Min}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| | I_{CC11} | — | 105 | — | 90 | mA | | | |
| Data Transfer Current | I_{CC6} | — | 75 | — | 60 | mA | $\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$ | $SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$ | |
| | I_{CC12} | — | 125 | — | 110 | mA | | | |
| Input Leakage Current | I_{LI} | -10 | 10 | -10 | 10 | μA | | | |
| Output Leakage Current | I_{LO} | -10 | 10 | -10 | 10 | μA | | | |
| Output High Voltage | V_{OH} | 2.4 | — | 2.4 | — | V | $I_{OH} = -2 \text{ mA}$ | | |
| Output Low Voltage | V_{OL} | — | 0.4 | — | 0.4 | V | $I_{OL} = 4.2 \text{ mA}$ | | |

Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V$, $f = 1 \text{ MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})


| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|-----|-----|-----|------|
| Address | C_{11} | — | — | 5 | pF |
| Clock | C_{12} | — | — | 5 | pF |
| I/O, SI/O, QSF | $C_{L/O}$ | — | — | 7 | pF |



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 16}

Test Conditions

| | |
|--------------------------------|-------------|
| Input Rise and Fall Time | 5 ns |
| Output Load | See figures |
| Input Timing Reference Levels | 0.8V, 2.4V |
| Output Timing Reference Levels | 0.4V, 2.4V |



Note: *1. Including scope and jig.

Common Parameter

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------|-------------|-------|--------------|-------|------|------|
| | | Min | Max | Min | Max | | |
| Random Read or Write Cycle Time | t_{RC} | 150 | — | 190 | — | ns | |
| $\overline{\text{RAS}}$ Precharge Time | t_{RP} | 60 | — | 80 | — | ns | |
| $\overline{\text{RAS}}$ Pulse Width | t_{RAS} | 80 | 10000 | 100 | 10000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t_{CAS} | 20 | — | 25 | — | ns | |
| Row Address Setup Time | t_{ASR} | 0 | — | 0 | — | ns | |
| Row Address Hold Time | t_{RAH} | 10 | — | 15 | — | ns | |
| Column Address Setup Time | t_{ASC} | 0 | — | 0 | — | ns | |
| Column Address Hold Time | t_{CAH} | 15 | — | 20 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | t_{RCD} | 20 | 60 | 25 | 75 | ns | 2 |
| $\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{CAS}}$ | t_{RSH} | 20 | — | 25 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{RAS}}$ | t_{CSH} | 80 | — | 100 | — | ns | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | t_{CRP} | 10 | — | 10 | — | ns | |
| Transition Time (Rise to Fall) | t_T | 3 | 50 | 3 | 50 | ns | 3 |
| Refresh Period | t_{REF} | — | 8 | — | 8 | ms | |
| $\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time | t_{DTS} | 0 | — | 0 | — | ns | |
| $\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time | t_{DTH} | 10 | — | 15 | — | ns | |
| DSF to $\overline{\text{RAS}}$ Setup Time | t_{FSR} | 0 | — | 0 | — | ns | |
| DSF to $\overline{\text{RAS}}$ Hold Time | t_{RFH} | 10 | — | 15 | — | ns | |
| DSF to $\overline{\text{CAS}}$ Setup Time | t_{FSC} | 0 | — | 0 | — | ns | |
| DSF to $\overline{\text{CAS}}$ Hold Time | t_{CFH} | 15 | — | 20 | — | ns | |
| Data-in to $\overline{\text{CAS}}$ Delay Time | t_{DZC} | 0 | — | 0 | — | ns | 4 |
| Data-in to $\overline{\text{OE}}$ Delay Time | t_{DZO} | 0 | — | 0 | — | ns | 4 |
| Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$ | t_{OFF1} | — | 20 | — | 25 | ns | 5 |
| Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$ | t_{OFF2} | — | 20 | — | 25 | ns | 5 |



Read Cycle (RAM), Page Mode Read Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--|-------------------|-------------|--------|--------------|--------|------|------|
| | | Min | Max | Min | Max | | |
| Access Time from RAS | t _{RAC} | — | 80 | — | 100 | ns | 6, 7 |
| Access Time from CAS | t _{CAC} | — | 20 | — | 25 | ns | 7, 8 |
| Access Time from OE | t _{OAC} | — | 20 | — | 25 | ns | 7 |
| Address Access Time | t _{AA} | — | 40 | — | 45 | ns | 7, 9 |
| Read Command Setup Time | t _{RCS} | 0 | — | 0 | — | ns | |
| Read Command Hold Time | t _{RCH} | 0 | — | 0 | — | ns | 10 |
| Read Command Hold Time Referenced to RAS | t _{RRH} | 10 | — | 10 | — | ns | 10 |
| RAS to Column Address Delay Time | t _{RAD} | 15 | 40 | 20 | 55 | ns | 2 |
| Column Address to RAS Lead Time | t _{RAL} | 40 | — | 45 | — | ns | |
| Column Address to CAS Lead Time | t _{CAL} | 40 | — | 45 | — | ns | |
| Page Mode Cycle Time | t _{PC} | 50 | — | 55 | — | ns | |
| CAS Precharge Time | t _{CP} | 10 | — | 10 | — | ns | |
| Access Time from CAS Precharge | t _{ACP} | — | 45 | — | 50 | ns | |
| Page Mode RAS Pulse Width | t _{RASP} | 80 | 100000 | 100 | 100000 | ns | |

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--------------------------------|-------------------|-------------|--------|--------------|--------|------|------|
| | | Min | Max | Min | Max | | |
| Write Command Setup Time | t _{WCS} | 0 | — | 0 | — | ns | 11 |
| Write Command Hold Time | t _{WCH} | 15 | — | 20 | — | ns | |
| Write Command Pulse Width | t _{WP} | 15 | — | 20 | — | ns | |
| Write Command to RAS Lead Time | t _{RWL} | 20 | — | 25 | — | ns | |
| Write Command to CAS Lead Time | t _{CWL} | 20 | — | 25 | — | ns | |
| Data-in Setup Time | t _{DS} | 0 | — | 0 | — | ns | 12 |
| Data-in Hold Time | t _{DH} | 15 | — | 20 | — | ns | 12 |
| WE to RAS Setup Time | t _{WS} | 0 | — | 0 | — | ns | |
| WE to RAS Hold Time | t _{WH} | 10 | — | 15 | — | ns | |
| Mask Data to RAS Setup Time | t _{MS} | 0 | — | 0 | — | ns | |
| Mask Data to RAS Hold Time | t _{MH} | 10 | — | 15 | — | ns | |
| OE Hold Time Referenced to WE | t _{OEH} | 20 | — | 25 | — | ns | |
| Page Mode Cycle Time | t _{PC} | 50 | — | 55 | — | ns | |
| CAS Precharge Time | t _{CP} | 10 | — | 10 | — | ns | |
| CAS to Data-in Delay Time | t _{CDD} | 20 | — | 25 | — | ns | 13 |
| Page Mode RAS Pulse Width | t _{RASP} | 80 | 100000 | 100 | 100000 | ns | |

Read-Modify-Write Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-------|--------------|-------|------|------|
| | | Min | Max | Min | Max | | |
| Read-Modify-Write Cycle Time | t _{RWC} | 200 | — | 250 | — | ns | |
| RAS Pulse Width (Read-Modify-Write Cycle) | t _{RWS} | 130 | 10000 | 160 | 10000 | ns | |
| CAS to WE Delay Time | t _{CWD} | 45 | — | 55 | — | ns | 14 |
| Column Address to WE Delay Time | t _{AWD} | 65 | — | 75 | — | ns | 14 |
| OE to Data-in Delay Time | t _{ODD} | 20 | — | 25 | — | ns | 12 |



Read-Modify-Write Cycle (continued)

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| Access Time from $\overline{\text{RAS}}$ | t_{RAC} | — | 80 | — | 100 | ns | 6, 7 |
| Access Time from $\overline{\text{CAS}}$ | t_{CAC} | — | 20 | — | 25 | ns | 7, 8 |
| Access Time from $\overline{\text{OE}}$ | t_{OAC} | — | 20 | — | 25 | ns | 7 |
| Address Access Time | t_{AA} | — | 40 | — | 45 | ns | 7, 9 |
| $\overline{\text{RAS}}$ to Column Address Delay Time | t_{RAD} | 15 | 40 | 20 | 55 | ns | |
| Read Command Setup Time | t_{RCS} | 0 | — | 0 | — | ns | |
| Write Command to $\overline{\text{RAS}}$ Lead Time | t_{RWL} | 20 | — | 25 | — | ns | |
| Write Command to $\overline{\text{CAS}}$ Lead Time | t_{CWL} | 20 | — | 25 | — | ns | |
| Write Command Pulse Width | t_{WP} | 15 | — | 20 | — | ns | |
| Data-in Setup Time | t_{DS} | 0 | — | 0 | — | ns | 12 |
| Data-in Hold Time | t_{DH} | 15 | — | 20 | — | ns | 12 |
| $\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$ | t_{OEH} | 20 | — | 25 | — | ns | |

Refresh Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| $\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh) | t_{CSR} | 10 | — | 10 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh) | t_{CHR} | 15 | — | 20 | — | ns | |
| $\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time | t_{RPC} | 10 | — | 10 | — | ns | |

Flash Write Cycle, Block Write Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| $\overline{\text{CAS}}$ to Data-in Delay Time | t_{CDD} | 20 | — | 25 | — | ns | 13 |
| $\overline{\text{OE}}$ to Data-in Delay Time | t_{ODD} | 20 | — | 25 | — | ns | 13 |

Read Transfer Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--|------------------|-------------|-------|--------------|-------|------|------|
| | | Min | Max | Min | Max | | |
| $\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{RAS}}$ | t_{RDH} | 70 | 10000 | 90 | 10000 | ns | |
| $\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{CAS}}$ | t_{CDH} | 20 | — | 25 | — | ns | |
| $\overline{\text{DT}}$ Hold Time Referenced to Column Address | t_{ADH} | 30 | — | 35 | — | ns | |
| $\overline{\text{DT}}$ Precharge Time | t_{DTP} | 40 | — | 45 | — | ns | |
| $\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Delay Time | t_{DRD} | 70 | — | 90 | — | ns | |
| SC to $\overline{\text{RAS}}$ Setup Time | t_{RS5} | 30 | — | 30 | — | ns | |
| 1st SC to $\overline{\text{RAS}}$ Hold Time | t_{SRH} | 85 | — | 105 | — | ns | |
| 1st SC to $\overline{\text{CAS}}$ Hold Time | t_{SCH} | 30 | — | 35 | — | ns | |
| 1st SC to Column Address Hold Time | t_{SAH} | 50 | — | 55 | — | ns | |
| Last SC to $\overline{\text{DT}}$ Delay Time | t_{SDD} | 5 | — | 5 | — | ns | |
| 1st SC to $\overline{\text{DT}}$ Hold Time | t_{SDH} | 15 | — | 15 | — | ns | |

Read Transfer Cycle (continued)

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--|-------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| \overline{RAS} to QSF Delay Time | t _{RQD} | — | 95 | — | 115 | ns | 15 |
| \overline{CAS} to QSF Delay Time | t _{CQD} | — | 35 | — | 40 | ns | 15 |
| \overline{DT} to QSF Delay Time | t _{DQD} | — | 25 | — | 30 | ns | 15 |
| QSF Hold Time Referenced to \overline{RAS} | t _{RQH} | 20 | — | 25 | — | ns | |
| QSF Hold Time Referenced to \overline{CAS} | t _{CQH} | 5 | — | 5 | — | ns | |
| QSF Hold Time Referenced to \overline{DT} | t _{DQH} | 5 | — | 5 | — | ns | |
| Serial Data-in to 1st SC Delay Time | t _{SZS} | 0 | — | 0 | — | ns | |
| Serial Clock Cycle Time | t _{SCC} | 30 | — | 30 | — | ns | |
| SC Pulse Width | t _{SC} | 10 | — | 10 | — | ns | |
| SC Precharge Time | t _{SCP} | 10 | — | 10 | — | ns | |
| SC Access Time | t _{SCA} | — | 25 | — | 25 | ns | 15 |
| Serial Data-out Hold Time | t _{SOH} | 5 | — | 5 | — | ns | |
| Serial Data-in Setup Time | t _{SIS} | 0 | — | 0 | — | ns | |
| Serial Data-in Hold Time | t _{SIH} | 15 | — | 20 | — | ns | |
| \overline{RAS} to Column Address Delay Time | t _{RAD} | 15 | 40 | 20 | 55 | ns | |
| Column Address to \overline{RAS} Lead Time | t _{RAL} | 40 | — | 45 | — | ns | |
| \overline{RAS} Precharge to \overline{DT} High Hold Time | t _{DTHH} | 25 | — | 30 | — | ns | |

Pseudo Transfer Cycle, Write Transfer Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| \overline{SE} Setup Time Referenced to \overline{RAS} | t _{ES} | 0 | — | 0 | — | ns | |
| \overline{SE} Hold Time Referenced to \overline{RAS} | t _{EH} | 10 | — | 15 | — | ns | |
| SC Setup Time Referenced to \overline{RAS} | t _{SRS} | 30 | — | 30 | — | ns | |
| \overline{RAS} to SC Delay Time | t _{SRD} | 25 | — | 25 | — | ns | |
| Serial Output Buffer Turn-off Time Referenced to \overline{RAS} | t _{SRZ} | 10 | 45 | 10 | 50 | ns | |
| \overline{RAS} to Serial Data-in Delay Time | t _{SID} | 45 | — | 50 | — | ns | |
| \overline{RAS} to QSF Delay Time | t _{RQD} | — | 95 | — | 115 | ns | 15 |
| \overline{CAS} to QSF Delay Time | t _{CQD} | — | 35 | — | 40 | ns | 15 |
| QSF Hold Time Referenced to \overline{RAS} | t _{RQH} | 20 | — | 25 | — | ns | |
| QSF Hold Time Referenced to \overline{CAS} | t _{CQH} | 5 | — | 5 | — | ns | |
| Serial Clock Cycle Time | t _{SCC} | 30 | — | 30 | — | ns | |
| SC Pulse Width | t _{SC} | 10 | — | 10 | — | ns | |
| SC Precharge Time | t _{SCP} | 10 | — | 10 | — | ns | |
| SC Access Time | t _{SCA} | — | 25 | — | 25 | ns | 15 |
| \overline{SE} Access Time | t _{SEA} | — | 25 | — | 25 | ns | 15 |
| Serial Data-out Hold Time | t _{SOH} | 5 | — | 5 | — | ns | |
| Serial Write Enable Setup Time | t _{SWS} | 5 | — | 5 | — | ns | |
| Serial Data-in Setup Time | t _{SIS} | 0 | — | 0 | — | ns | |
| Serial Data-in Hold Time | t _{SIH} | 15 | — | 20 | — | ns | |



Split Read Transfer Cycle, Split Write Transfer Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|---|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| Split Transfer Setup Time | t _{STS} | 20 | — | 25 | — | ns | |
| Split Transfer Hold Time Referenced to \overline{RAS} | t _{RST} | 80 | — | 100 | — | ns | |
| Split Transfer Hold Time Referenced to \overline{CAS} | t _{CST} | 20 | — | 25 | — | ns | |
| Split Transfer Hold Time Referenced to Column Address | t _{AST} | 40 | — | 45 | — | ns | |
| SC to QSF Delay Time | t _{SOD} | — | 25 | — | 30 | ns | 15 |
| QSF Hold Time Referenced to SC | t _{SOH} | 5 | — | 5 | — | ns | |
| Serial Clock Cycle Time | t _{SCC} | 30 | — | 30 | — | ns | |
| SC Pulse Width | t _{SC} | 10 | — | 10 | — | ns | |
| SC Precharge Time | t _{SCP} | 10 | — | 10 | — | ns | |
| SC Access Time | t _{SCA} | — | 25 | — | 25 | ns | 15 |
| Serial Data-out Hold Time | t _{SOH} | 5 | — | 5 | — | ns | |
| Serial Data-in Setup Time | t _{SIS} | 0 | — | 0 | — | ns | |
| Serial Data-in Hold Time | t _{SIH} | 15 | — | 20 | — | ns | |
| \overline{RAS} to Column Address Delay Time | t _{RAD} | 15 | 40 | 20 | 55 | ns | |
| Column Address to \overline{RAS} Lead Time | t _{RAL} | 40 | — | 45 | — | ns | |

Serial Read Cycle, Serial Write Cycle

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--|-------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| Serial Clock Cycle Time | t _{SCC} | 30 | — | 30 | — | ns | |
| SC Pulse Width | t _{SC} | 10 | — | 10 | — | ns | |
| SC Precharge Width | t _{SCP} | 10 | — | 10 | — | ns | |
| Access Time from SC | t _{SCA} | — | 25 | — | 25 | ns | 15 |
| Access Time from \overline{SE} | t _{SEA} | — | 25 | — | 25 | ns | 15 |
| Serial Data-out Hold Time | t _{SOH} | 5 | — | 5 | — | ns | |
| Serial Output Buffer Turn-off Time Referenced to \overline{SE} | t _{SEZ} | — | 20 | — | 25 | ns | 5 |
| Serial Data-in Setup Time | t _{SIS} | 0 | — | 0 | — | ns | |
| Serial Data-in Hold time | t _{SIH} | 15 | — | 20 | — | ns | |
| Serial Write Enable Setup Time | t _{SWs} | 5 | — | 5 | — | ns | |
| Serial Write Enable Hold Time | t _{SWH} | 15 | — | 20 | — | ns | |
| Serial Write Disable Setup Time | t _{SWIS} | 5 | — | 5 | — | ns | |
| Serial Write Disable Hold Time | t _{SWIH} | 15 | — | 20 | — | ns | |

Logic Operation Mode

| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|--|------------------|-------------|-----|--------------|-----|------|------|
| | | Min | Max | Min | Max | | |
| \overline{CAS} Setup Time (CAS Before \overline{RAS}) | t _{CSR} | 10 | — | 10 | — | ns | |
| \overline{CAS} Hold Time (CAS Before \overline{RAS}) | t _{CHR} | 15 | — | 20 | — | ns | |



Logic Operation Mode (continued)


| Parameter | Symbol | HM538123A-8 | | HM538123A-10 | | Unit | Note |
|----------------------------------|-------------------|-------------|-------|--------------|-------|------|------|
| | | Min | Max | Min | Max | | |
| RAS Precharge to CAS Hold Time | t _{RPC} | 10 | — | 10 | — | ns | |
| Write Cycle Time | t _{FRC} | 170 | — | 215 | — | ns | |
| RAS Pulse Width | t _{FRS} | 100 | 10000 | 125 | 10000 | ns | |
| Page Mode Cycle Time | t _{FPC} | 70 | — | 80 | — | ns | |
| CAS Pulse Width | t _{FCS} | 40 | — | 50 | — | ns | |
| RAS Hold Time Referenced to CAS | t _{FRSH} | 40 | — | 50 | — | ns | |
| CAS Hold Time Referenced to RAS | t _{FCSH} | 100 | — | 125 | — | ns | |
| Column Address to RAS Lead Time | t _{FRA} | 60 | — | 70 | — | ns | |
| Column Address to CAS Lead Time | t _{FCA} | 60 | — | 70 | — | ns | |
| RAS to Column Address Delay Time | t _{RAD} | 15 | 40 | 20 | 55 | ns | |
| Write Command Setup Time | t _{WCS} | 0 | — | 0 | — | ns | |
| Write Command Hold Time | t _{WCH} | 15 | — | 20 | — | ns | |
| Write Command Pulse Width | t _{WP} | 15 | — | 20 | — | ns | |
| Write Command to RAS Lead Time | t _{RWL} | 20 | — | 25 | — | ns | |
| Write Command to CAS Lead Time | t _{CWL} | 20 | — | 25 | — | ns | |
| Data-in Setup Time | t _{DS} | 0 | — | 0 | — | ns | 12 |
| Data-in Hold Time | t _{DH} | 15 | — | 20 | — | ns | 12 |
| WE to RAS Setup Time | t _{WS} | 0 | — | 0 | — | ns | |
| WE to RAS Hold Time | t _{WH} | 10 | — | 15 | — | ns | |
| Mask Data to RAS Setup Time | t _{MS} | 0 | — | 0 | — | ns | |
| Mask Data to RAS Hold Time | t _{MH} | 10 | — | 15 | — | ns | |
| OE Hold Time Referenced to WE | t _{DEH} | 20 | — | 25 | — | ns | |
| CAS Precharge Time | t _{CP} | 10 | — | 10 | — | ns | |

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - When $t_{RCD} > t_{RCD}(\max)$ or $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 - Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 - $t_{OFF1}(\max)$, $t_{OFF2}(\max)$ and $t_{SEZ}(\max)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 - Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 - When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 - These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 - Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 - When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
 - Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 - After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.




■ TIMING WAVEFORMS

• Read Cycle



0089-15

• Early Write Cycle




0089-16


Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.




• CAS Before RAS Refresh Cycle




• Hidden Refresh Cycle




• Color Register Set Cycle (Early Write)



• Color Register Set Cycle (Delayed Write)




• Color Register Read Cycle



0089-27


• Flash Write Cycle




0089-28




• Block Write Cycle



• Page Mode Block Write Cycle



• Read Transfer Cycle (1)




0089-31


- Notes:
- *1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and $\overline{\text{CAS}}$ falling edge of this cycle (QSF is switched by DT rising).
 - *2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and $\overline{\text{CAS}}$ falling edge of this cycle (QSF is switched by RAS or CAS falling).




• Pseudo Transfer Cycle




• Write Transfer Cycle



• Split Read Transfer Cycle




• Split Write Transfer Cycle




0089-36




• Serial Read Cycle



• Serial Write Cycle



• Logic Operation Set/Reset Cycle



• Logic Operation Mode Read-Modify-Write Cycle

