

SRM20257L_{10/12}

CMOS 256K-BIT STATIC RAM

- Low Supply Current
- Access Time 100ns/120ns
- 32,768 Words x 8-Bit Asynchronous
- Two Chip Select Terminals


DESCRIPTION

The SRM20257L_{10/12} is a 32,768 word x 8-bit asynchronous, static, random access memory fabricated using advanced CMOS technology. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock or refresh circuit. Input and output ports are TTL compatible and the 3-state output allows easy expansion of memory capacity. The inclusion of two chip select terminals simplifies the design of peripheral circuits for the memories.


FEATURES

- Fast access time SRM20257L₁₀ 100ns (Max)
SRM20257L₁₂ 120ns (Max)
SRM20100L₁₀ 100ns (Max)
- Low supply current Standby : 2 μ A (Typ)
Operation: 13mA/1MHz (Typ)
- Completely static No clock required
- Single power supply 5V \pm 10%
- TTL compatible inputs and outputs
- 3-state output
- Battery back-up operation
- Package SRM20257LC_{10/12} Plastic DIP-28pin
SRM20257LM_{10/12} Plastic SOP2-28pin

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

A0 to A14	Address Input
WE	Write Enable
CS1	Chip Select 1
CS2	Chip Select 2
I/O1 to 8	Data Input/Output
V _{DD}	Power Supply (+5V)
V _{SS}	Power Supply (0V)

■ ABSOLUTE MAXIMUM RATINGS

(V_{SS}=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	-0.5 to 7.0	V
Input voltage	V _I	-0.5* to 7.0	V
Input/Output voltage	V _{I/O}	-0.5* to V _{DD} +0.3	V
Power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (Lead only)	—

* V_I, V_{I/O} (Min) = -3.0V when pulse width is less than or equal to 50ns.

■ DC RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V _{DD}	—	4.5	5.0	5.5	V
	V _{SS}	—	0	0	0	V
Input voltage	V _{IH}	—	2.2	—	V _{DD} + 0.3	V
	V _{IL}	—	-0.3*	—	0.8	V

* V_{IL} (Min) = -1.0V when pulse width is less than or equal to 50ns.

■ ELECTRICAL CHARACTERISTICS

● DC Electrical Characteristics

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Conditions	SRM20257L10			SRM20257L12			Unit
			Min	Typ*	Max	Min	Typ*	Max	
Input leakage	I _{LI}	V _I = 0 to V _{DD}	-1	—	1	-1	—	1	μA
Standby supply current	I _{DDS}	CS1 = V _{IH} or CS2 = V _{IL}	—	0.5	3.0	—	0.5	3.0	mA
	I _{DDS1}	CS1 = CS2 ≥ V _{DD} - 0.2V or CS2 ≤ 0.2V	—	2	100	—	2	100	μA
Average operating current	I _{DDA}	V _I = V _{IL} , V _{IH} , I _{I/O} = 0mA, t _{cy} = Min	—	40	70	—	37	70	mA
	I _{DDA1}	V _I = V _{IL} , V _{IH} , I _{I/O} = 0mA, t _{cy} = 1μs	—	13	—	—	13	—	mA
Operating supply current (DC)	I _{DDO}	V _I = V _{IL} , V _{IH} , I _{I/O} = 0mA	—	25	45	—	25	45	mA
Output leakage	I _{LO}	CS1 = V _{IH} or CS2 = V _{IL} , or OE = V _{IH} , V _{I/O} = 0 to V _{DD}	-1	—	1	-1	—	1	μA
High level output voltage	V _{OH}	I _{OH} = -1.0mA	2.4	V _{DD} -0.1	—	2.4	V _{DD} -0.1	—	V
Low level output voltage	V _{OL}	I _{OL} = 2.1mA	—	0.2	0.4	—	0.2	0.4	V

* Typical values are measured at T_a = 25°C and V_{DD} = 5.0V.

● Terminal Capacitance

(f = 1MHz, T_a = 25°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address Capacitance	C _{ADD}	V _{ADD} = 0V	—	—	8	pF
Input Capacitance	C _I	V _I = 0V	—	—	8	pF
I/O Capacitance	C _{I/O}	V _{I/O} = 0V	—	—	8	pF

● AC ELECTRICAL CHARACTERISTIC

O Read Cycle

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Conditions	SRM20257L10		SRM20257L12		Unit
			Min	Max	Min	Max	
Read cycle time	t _{RC}	*1	100	—	120	—	ns
Address access time	t _{ACC}		—	100	—	120	ns
CS1 access time	t _{ACS1}		—	100	—	120	ns
CS2 access time	t _{ACS2}		—	100	—	120	ns
CS1 output set time	t _{CLZ1}		10	—	10	—	ns
CS1 output floating	t _{CHZ1}	*2	—	35	—	40	ns
CS2 output set time	t _{CLZ2}		10	—	10	—	ns
CS2 output floating	t _{CHZ2}		—	35	—	40	ns
Output hold time	t _{OH}	*1	10	—	10	—	ns


O Write Cycle

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Conditions	SRM20257L10		SRM20257L12		Unit
			Min	Max	Min	Max	
Write cycle time	t _{WC}	*1	100	—	120	—	ns
Chip select time (CS1)	t _{CW1}		80	—	85	—	ns
Chip select time (CS2)	t _{CW2}		80	—	85	—	ns
Address valid to end of write	t _{AW}		80	—	85	—	ns
Address setup time	t _{AS}		0	—	0	—	ns
Write pulse width	t _{WP}		70	—	80	—	ns
Address hold time	t _{WR}		0	—	0	—	ns
Input data setup time	t _{DW}		45	—	50	—	ns
Input data hold time	t _{DH}		0	—	0	—	ns
Write to output floating	t _{WHZ}		*2	—	35	—	40
Output active from end of write	t _{OW}	10		—	10	—	ns

*1 Test Conditions.


1. Input pulse level : 0.6V to 2.4V
2. t_r = t_f = 5ns
3. Input and output timing reference levels : 1.5V
4. Output load



C_L = 100pF (Includes Jig Capacitance)





*2 Test Conditions

1. Input pulse level : 0.6V to 2.4V
2. t_r = t_f = 5ns
3. Input timing reference levels : 1.5V
4. Output timing reference levels
t_{CLZ1}, t_{CLZ2}, t_{OW}: ±200mV (the level displaced from stable output voltage level)
5. Output load



C_L = 5pF (Includes Jig Capacitance)

● Timing Chart



Note:

1. During read cycle time, \overline{WE} should be "H" level.
2. During write cycle time that is controlled by CS1 or CS2, Output Buffer is in high impedance.
3. When I/O terminals are in output mode, be careful that opposite signals are not given to the I/O terminals.

■ DATA RETENTION CHARACTERISTICS WITH LOW VOLTAGE POWER SUPPLY


($V_{SS}=0V, T_a = 0 \text{ to } 70^\circ C$)

Parameter	Symbol	Conditions	Min	Typ*1	Max	Unit
Data retention supply voltage	V_{DDR}		2.0	—	5.5	V
Data retention current	I_{DDR}	$V_{DDR}=3V, CS2 \leq 0.2V$ or $CS1=CS2 \geq V_{DD}-0.2V$	—	1	50	μA
Chip select data hold time	t_{CDR}		0	—	—	ns
Operation recovery time	t_R		t_{RC}^{*2}	—	—	ns


*1 Typical values are measured at 25°C

*2 t_{RC} =Read cycle time

○ Data Retention Timing 1 (CS1 Control)



○ Data Retention Timing 2 (CS2 Control)



Note: During standby mode in which the data is retentive, the supply voltage (V_{DD}) can be in low voltage until $V_{DD}=V_{DDR}$. At this mode data reading and writing are impossible.

■ FUNCTIONS

● Truth Table

CS1	CS2	WE	A0 to A14	DATA I/O	Mode	I _{DD}
H	X	X	X	Hi-Z	Standby	I _{DD5} , I _{DD51}
X	L	X	X	Hi-Z	Standby	I _{DD5} , I _{DD51}
L	H	L	Stable	D _{in}	Write	I _{DDA} , I _{DDA1}
L	H	H	Stable	D _{out}	Read	I _{DDA} , I _{DDA1}

X: "H" or "L"

● Read Mode

Data is read with setting addresses while holding $\overline{\text{CS1}}=\text{"L"}$, $\text{CS2}=\text{"H"}$ and $\overline{\text{WE}}=\text{"H"}$.

● Write Mode

There are following 4 ways of writing data into memory.



- (1) Hold $\overline{\text{CS1}}=\text{"L"}$, $\overline{\text{WE}}=\text{"L"}$, set address, and give "H" pulse to CS2.
- (2) Hold $\text{CS2}=\text{"H"}$, $\overline{\text{WE}}=\text{"L"}$, set address, and give "L" pulse to $\overline{\text{CS1}}$.
- (3) Hold $\overline{\text{CS1}}=\text{"L"}$, $\text{CS2}=\text{"H"}$, set address and give "L" pulse to $\overline{\text{WE}}$.
- (4) After setting addresses, give "L" pulse to both $\overline{\text{CS1}}$ and $\overline{\text{WE}}$, and also give "H" pulse to CS2.

In the above cases, the data on the DATA I/O terminals are latched up into the SRM20257L10/12 when $\overline{\text{CS1}}$ and $\overline{\text{WE}}$ are in the positive-going of "L" pulse or CS2 are in the negative-going of "H" pulse. Since DATA I/O terminals are in high impedance, when $\overline{\text{CS1}}=\text{"H"}$ or $\text{CS2}=\text{"L"}$, bus contention between data driver and memory outputs can be avoided.

● Standby Mode


When $\overline{\text{CS1}}$ is "H" or CS2 is "L", the SRM20257L10/12 is in the standby mode. In this case data I/O terminals are in Hi-Z, so that all inputs of addresses, $\overline{\text{WE}}$ and data can be any value of "H" or "L". When $\overline{\text{CS1}}$ and $\text{CS2} \geq V_{DD} - 0.2V$, or $\text{CS2} \leq 0.2V$ there is a small current in SRM20257L10/12 which flow through the high resistances of the memory cells only.

■ PACKAGE DIMENSIONS



*1 SRM20257LM10/12 has the same electrical characteristics as SRM20257L10/12.

■ CHARACTERISTICS CURVES



THIS PAGE INTENTIONALLY BLANK