IBM 6x86MXTM MICROPROCESSOR



Enhanced Sixth-generation CPU Compatible with MMXTM Technology



Appendix

Ordering Information

	IBM26x86MX-B	VA <u>PR200</u> GA
Device Name		
IBM 6x86MX ™ Microprocessor		
Clock Multiplier		
A = 2x		
B = 2.5x		
C = 3x		
D = 3.5x		
Core Voltage		
A = 2.9V		
Performance Rating (Note 1)		
Package Type		
G = Ceramic Package		
P = Plastic Package		
Revision Level		
		1740002

Note: For further information concerning Performance Rating (PR), visit our website at http://www.ibm.chips.com/products/x86



INDEX

"1+4" Burst Read Cycle	3-33	Cache Enable Region	2-37
Α		Cache Inquiry Cycles	3-48
A		Cache Inquiry Cycles, SMM Mode	3-54
AC Characteristics	4-6	Cache Organization	2-58
Address Bus Signals	3-9	Cache Units	1-14
Address Parity Signals	3-10	Caches, Memory	2-57
Address Region Registers (ARRx)	2-33	CCR0 Bit Definitions	2-26
Address Space	2-47	CCR1 Bit Definitions	2-27
Architecture Overview	1-1	CCR2 Bit Definitions	2-28
В		CCR3 Bit Definitions	2-29
Pools Off Timing	2.47	CCR4 Bit Definitions	2-30
Back-Off Timing Page Field Instruction Format	3-47	CCR5 Bit Definitions	2-31
Base Field, Instruction Format Branch Control	6-10 1-13	CCR6 Bit Definitions	2-32
	3-32	Clock Control Signals	3-7
Burst Cycle Address Sequence	3-32 3-35	Clock Count for CPU Instructions	6-14
Burst Write Cycles Bus Arbitration	3-33 3-16	Clock Count for FPU Instructions	6-31
Bus Arbitration	3-10 3-44	Clock Count for MMX Instructions	6-38
	3-44 3-13	Clock Specifications	4-8
Bus Cycle Control Signals Bus Cycle Definition	3-13 3-11	Configuration Control Registers	2-24
Bus Cycle Types Table	3-11	Control Registers	2-13
Bus Cycles, Non-pipelined	3-12	Counter Event Control Register	2-40
Bus Hold, Signal States During	3-27 3-17	CPUID Instruction	6-11
Bus Interface	3-17	Cyrix Enhanced SMM Mode	2-78
Bus Interface Unit	3-1 1-17	D	
Bus State Definition	3-24	D (D G' 1	2 10
Bus State Diagram for M2	3-24	Data Bus Signals	3-10
Bus Timing	3-23	Data Bypassing	1-12
C		Data Forwarding	1-9
	2.10	Data Parity Signals	3-10 4-4
Cache Coherency Signals	3-18	DC Characteristics	
Cache Control Signals	3-14	Debug Register	2-44
Cache Control Timing	3-41	Descriptors	2-17
Cache Disable	2-39	Differences Btwn 6x86MX and 6x86	1-2
Cache Disable Region	2-37		

Index

E		Interrupt Acknowledge Cycles	3-39
Electrical Specifications	4-1	Interrupt and Exception Priorities	2-66
Error Codes	2-69	Interrupt Control Signals	3-13
Event Type Register	2-41	Interrupt Vectors	2-64
EWBE# Timing	3-43	Interrupts and Exceptions	2-62
Exceptions	2-62	J	
Exceptions in Real Mode F	2-68	JTAG AC Specifications	4-13
		JTAG Interface	3-22
Flags Register	2-9		3 22
Floating Point Unit	1-17	L	
FPU Error Interface	3-19	Lock Prefix	2-3
FPU Error Interface Signals	3-19	M	
FPU Operations	2-86	IVI	
Functional Blocks	1-3	Maximum Ratings, Absolute	4-2
G		Mechanical Specifications	5-1
	2.20	Memory Addressing	2-50
Gate Descriptors	2-20	Memory Addressing Methods	2-48
Gates, Protection Level Transfer	2-84	Memory Management Unit	1-16
I	_	MESI States, Unified Cache	2-57
I/O Address Space	2-48	MMX Operations	2-89
Index Field, Instruction Format	6-9	mod and r/m Fields, Inst. Format	6-6
Initialization and Protected Mode	2-84	Mode State Diagram	2-81
Initialization of the CPU	2-1	Model Specific Registers	2-38
Input Hold Times	4-11	N	
Input Setup Times	4-11	NC and Reserved Pins	4-2
Inquiry Cycles Using AHOLD	3-51	Non-pipelined Burst Read Cycles	3-30
Inquiry Cycles Using BOFF#	3-50	Non-pipelined Bus Cycles	3-27
Inquiry Cycles Using HOLD/HLDA		0	
Instruction Fields, General	6-2	Offset Mechanism	2-49
Instruction Line Cache	1-15	Opcode Field, Instruction Format	6-4
Instruction Pointer Register	2-9	Out-of-order Processing	1-5
Instruction Set Overview	2-3	Output Float Delays	4-10
Instruction Set Summary	6-1	Output Valid Delays	4-9
Instruction Set Tables	6-12	Surput runa Donnys	1 /
Instruction Set Tables Assumptions	6-12		
Integer Unit	1-4		
-			

Index



P	Requested Privilege Level	2-8
Package, Mechanical Drawing	5-5 Reset Control Signals	3-7
Paging Mechanisms (Detail)	2-52 RESET Timing	3-23
Performance Monitoring	2-38 S	_
Performance Monitoring Event Type	2-41	2 (1
Pin Diagram, 296-Pin SPGA Package	Scratchpad Memory Locking	2-61
Pin List, Sorted by Pin Number	5-3 Segment Registers	2-7
Pin List, Sorted by Signal Name	Selector Mechanism	2-51
Pipeline Stages	Selectors	2-7
Pipelined Back-to-Back R/W Cycles	3-38 Shutdown and Halt	2-80
Pipelined Bus Cycles	3-36 Signal Description Table	3-2
Power and Ground Connections	Signal Groups 4-1 Signal Groups	3-1
Power Dissipation	SL-Compatible SMM Mode	2-78
Power Management Interface Signals	3-19 SMHR Register	2-74
Power Management Interface Timing	3-60 Sivii# Interrupt Timing	3-40
Prefix Field, Instruction Format	6-3	2-75
Privilege Level, Requested	SMM Memory Space 2-8 SMM Memory Space Header	2-71
Privilege Levels	2-82 SMM Memory Space Header	2-72
Programming Interface	SMM Operation 2-1 Specialize Execution	2-76
Protected Mode Address Calculation	Speculative Execution 2-50 Speculative Execution	1-14
Protection, Segment and Page	ss Field, Instruction Format 2-82 Stopping the Input Clock	6-9
Pull-Up and Pull-Down Resistors	Stopping the Input Clock 4-1 Support Mode Signal States Table	3-62 3-21
R	Suspend Mode Signal States Table Suspend Mode HALT Initiated	3-61
	Suspend Mode, HALT Initiated System Management Mode (SMM)	2-70
RAW Dependency Example	1-10 System Management Mode (SMM)	2-70
Recommended Operating Conditions		_
reg Field, Instruction Format	6-7 Task Register	2-21
Region Control Registers (RCRx)	2-36 Test Registers	2-46
Register Renaming	1-6 Thermal Characteristics	5-7
Register Sets	2-4 Time Stamp Counter	2-38
Registers, Control	Z-13 Timing Rus	3-23
Registers, General Purpose	2-5 Translation Lookaside Buffer	2-52
Registers, M2 Configuration	2-24 Translation Lookaside Buffer Testing	
Registers, System Set	2-11	

	٨
L	_
	_

U	
Unified Cache	1-14
Unified Cache Testing	2-58
V	
Virtual 8086 Mode	2-85
W	
WAR Dependency Example	1-7
WAW Dependency Example	1-8
Weak Locking	2-37
Write Gathering	2-37
Write Through	2-37