

***AMD-K6™E Processor Family  
Compact PCI CPU Board  
Schematics***

# AMD-K6E CompactPCI (M1541/43) REFERENCE SCHEMATICS

\*\*\* NOTICE \*\*\*

These are schematics of a design example developed by ACER LABS (a5schv22). It has been modified by Stellcom Technologies, Inc. for AMD. Revision notes are referenced to the Aladdin V Reference schematics version 2.2.

## 1. CIRCUIT HISTORY LIST:

REVISION	TOTAL PAGES	MODIFIED PAGES	ERRATA NO.	DATE
1.0	29	Aladdin V Reference Schematic, Version 2.2	----	05/13/98
1.1	30	1-2	----	08/07/98
			----	
			----	
			----	

## 2. CPU SUBSYSTEM CHANGES FROM REV B:

PAGE 2: UPDATE REVISION NOTES  
 PAGE 3: UPDATE PAGE NOTES  
 PAGE 9: REMOVE 1 DIMM MODULE  
 PAGE 13: REMOVE USB, IDE TERMINATIONS  
 PAGE 14: REMOVE SD[7:0] PU  
 PAGE 16: REMOVE IDE PAGE  
 PAGE 20: REMOVE FWG, SPEAKER, PWR BUTTON CIRCUIT  
 PAGE 21: REMOVED 2ND SER PORT, CHANGE RS-232 DRIVER  
 PAGE 22: REMOVE USB  
 PAGE 24: REMOVE AT POWER SUPPLY, CHANGE SWITCHING SUPPLY SOURCE FROM 12V TO 5V  
 PAGE 25: REMOVE AT POWER SUPPLY

- LINK
- 2.SCH
- 3.SCH
- 4.SCH
- 5.SCH
- 6.SCH
- 7.SCH
- 8.SCH
- 9.SCH
- 10.SCH
- 11.SCH
- 12.SCH
- 13.SCH
- 14.SCH
- 15.SCH
- 16.SCH
- 17.SCH
- 18.SCH
- 19.SCH
- 20.SCH
- 21.SCH
- 22.SCH
- 23.SCH
- 24.SCH
- 25.SCH
- 26.SCH
- 27.SCH
- 28.SCH
- 29.SCH
- 30.SCH
- 31.SCH
- 32.SCH

# AMD

Title			AMD-K6E CompactPCI
Size	Document Number	AMD-K6E CompactPCI DSN	
B	<Doc>	REV C	
Monday, June 14, 1999		Sheet	1 of 32

COVER SHEET  
PAGE1

LIST SHEET  
PAGE2

LAYOUT NOTES  
ASSY NOTES  
PAGE3

TOP LEVEL  
BLOCK DIAG  
PAGE4

P54C/P55C  
CPU  
PAGE5

M1541\_1  
CPU & L2  
PAGE6

M1541\_2  
DRAM  
PAGE7

M1541\_3  
PCI  
PAGE8

TAG SRAM  
L2 PBSRAM  
PAGE9

DIMM MODULE  
PAGE10

CPU TEST  
HEADERS  
PAGE11

CLOCK GEN.  
CY2283  
PAGE12

M1543\_1  
PCI  
PAGE13

M1543\_2  
PMU  
PAGE14

PCI TST HDRS  
PCI PULLUPS  
PAGE15

EEPROM  
PAGE16

KBC & MOUSE  
CON.  
PAGE17

RTC  
PAGE18

RESET  
SWITCH  
PAGE19

DEBUG SERIAL  
PAGE20

ISA SIGNAL  
RESISTOR  
PAGE21

SWITCHING  
REGULATOR  
PAGE22

CPU FAN  
POWER HDR  
PAGE23

BYPASS  
CAPACITOR  
PAGE24

ETHERNET  
PAGE25

ETHERNET  
PAGE26

FLASH  
PAGE27

FLASH  
PAGE28

PCI TARGET  
PAGE29

FLASH CPLD  
PAGE30

PCI TO PCI  
PAGE31

CPCI  
PAGE32

## LAYOUT NOTES:

MANUAL ROUTE THE FOLLOWING SUBSYSTEMS IN ORDER


MATCH CPU, L2 CACHE, DRAM, AND PCI CLOCKS TO WITHIN 3mils. (LAYERS 6, 7).  
MATCH CPCI CLOCKS TO WITHIN 10mils (LAYERS 6, 7).  
M1541 TO SDRAM INTERFACE, MATCH SIGNALS TO WITHIN 1.5" (LAYERS 4,3,9,10).  
CPU TO L2 CACHE AND M1541, ROUTE FROM CPU TO L2 CACHE TO 1541. MAX 2" BETWEEN CPU AND L2 CACHE. MAX 4" BETWEEN L2 CACHE AND 1541. (LAYERS 4,3,9,10).  
M1541 TO TAG SRAM, MAX 2.5" TRACE LENGTH (LAYERS 4,3,9,10).  
ROUTE THE FOLLOWING CPU SIGNALS WITH 12 MIL CLEARANCE:  
HADSJ, HADSCJ, HWRJ, BOFFJ, HBRDYJ, EADSJ, CPUINIT, INTR, NMI, CPURST, SMIJ, STPCLKJ  
21150 INTERFACE TO CPCI CONNECTOR (LAYERS 4,3,9,10).  
M1541 PCI INTERFACE TO ALL PCI DEVICES (LAYERS 4,3,9,10).  
ROUTE THE FOLLOWING PCI SIGNALS WITH 12 MIL CLEARANCE:  
PCI\_FRAMEn, PCI\_IRDYN, PCI\_TRDYN, PCI\_DEVSELn, PCI\_STOPn, PCI\_LOCKn, PCI\_PERRn, PCI\_SERRn, PCI\_PAR  
ROUTE CPU FAN POWER/GND WITH FAT TRACES.  
ROUTE CPCI VCCIO WITH FAT TRACES.  
CONNECT CPCI IDSELs TO CORRESPONDING ADDRESS LINES WITH MINIMUM TRACE LENGTH.  
CPCI SIGNAL LENGTHS NEED TO BE 1.5" OR LESS BETWEEN IC PIN AND CPCI CONNECTOR.  
FLASH TARGET INTERFACE (ANY LAYER).  
M1543 IO (ANY LAYER).  
ROUTE THE FOLLOWING SIGNALS WITH 12 MIL CLEARANCE:  
SYS\_RSTn, SW\_RESET, FL\_RSTn, SPCI\_PRSTn, SPCI\_FALn  
MS\_CLK, KB\_CLK, SMBCLK, AO\_CLK, AO\_RSTn, AO\_PTATNn, AO\_DXFER  
RTCAS, RTCRW, RTCDS

## ASSEMBLY NOTES:

- DO NOT STUFF THE FOLLOWING COMPONENTS:  
C28, C30  
R14, R25, R26, R42, R58, R79, R111, R155, R156, R164, R140, R143  
U13  
JP2, JP3, P2
- INSTALL PGA321 SOCKET AT U16  
INSTALL 32 PIN PLCC SOCKET AT U6.  
INSTALL DIMM168 SOCKET AT DIMM1.  
ARROW (NOT DOT) IS PIN 1 INDICATOR ON AM29F032-75FC PARTS
- WIND 7 TURNS OF 20AWG MAGNET WIRE AROUND T30-26 BEFORE INSTALLING AT L13.
- INSTALL R10 FROM R10p2 TO R10p3 (RIGHT PADS)  
INSTALL R38 FROM R38p2 TO R38p3 (RIGHT PADS)  
INSTALL R12 FROM R12p2 TO R12p3 (RIGHT PADS)  
INSTALL R36 FROM R36p2 TO R36p3 (RIGHT PADS)
- INSTALL WIRE FROM JP2p4 TO JP2p5  
INSTALL WIRE FROM JP3p1 TO JP3p2
- INSTALL 2 PIN JUMPER JP1p1 TO JP1p2 (TOP PINS).  
INSTALL 2 PIN JUMPER JP2p4 TO JP2p5 (BOTTOM PINS).  
INSTALL 2 PIN JUMPER JP3p1 TO JP3p2.  
INSTALL 2 PIN JUMPER JP4p2 TO JP4p3 (LEFT PINS).  
INSTALL 2 PIN JUMPER JP6p3 TO JP6p4 (MIDDLE PINS).  
INSTALL 2 PIN JUMPER JP7p3 TO JP7p4 (MIDDLE PINS).  
INSTALL 2 PIN JUMPER JP10p3 TO JP10p4 (2ND FROM TOP).
- INSTALL HEATSINK ON CPU, JUMPER WIRE SHOULD BE ON JP5p1 (RED WIRE) TO JP5p2 (BLACK WIRE)
- WIRE U8pK18 TO R98p1 (RIGHT PAD), CIRCUIT SIDE.

AMD


Title		
AMD-K6E CompactPCI		
Size	Document Number	AMD-K6E CompactPCIDSN
C	<Doc>	REV C
Monday, June 14, 1999		Sheet 3 of 32




NOTE: PROCESSOR IS 1ST IN JTAG CHAIN

AMD

Title		AMD-K6E CompactPCI	
Size	Document Number	AMD-K6E CompactPCIDSN	
C	<Doc>	REV C	
Monday, June 14, 1999		Sheet 4 of 32	





**U12**  
AMD-K6-2/300AFR


CORE/BUS RATIO

BF2	BF1	BF0	CPU FREQ
1	1	0	2.0X
1	0	0	2.5X
1	0	1	3.0X
1	1	1	3.5X
0	1	0	4.0X
0	0	0	4.5X
0	0	1	5.0X
0	1	1	5.5X

Title: AMD-K6E CompactPCI

Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
	Monday, June 14, 1999	Sheet 5 of 8

NOTE: HAND ROUTE 1541 TO CPU INTERFACE.




NOTE:  
 YOU MAY USE HA20/21 & HA29/30/31 TO INDICATE THE L2 SIZE & HOST FREQ.,  
 THEN BIOS CAN DIRECT GET INFORMATION FROM M1541 (PLEASE REFER SECTIONS  
 IN M1541 DATA SHEET), AND SAVE MORE CODE SPACE FOR SIZING.

**AMD**

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 6 of 32

NOTE: HAND ROUTE 1541 TO SDRAM INTERFACE.




**AMD**

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 7 of 32




NOTE: HAND ROUTE 1541 TO CPU INTERFACE.




NOTE: USE WIDE TRACES

12 41PCLK




U11C  
M1541




## AMD

Title		
AMD-K6E CompactPCI		
Size	Document Number	AMD-K6E CompactPCI DSN
B	<Doc>	REV C
Monday, June 14, 1999		Sheet 8 of 32

NOTE: HAND ROUTE CACHE TO CPU INTERFACE.




RESERVED FOR 1MB L2 CACHE




<b>AMD</b>		
Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 9 of 32

NOTE: HAND ROUTE 1543 TO SDRAM INTERFACE.







DAISY CHAIN RASJX, CASJX, MWEJX



AMD


Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 10 of 32

PLACE TEST HEADERS NEAR CPU (PAGE4)



NOTE: GND MICTOR MOUNTING HOLES

<h1>AMD</h1>		
Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 11 of 32





PCICLKx SHOULD LAG 41HCLK FOR 1-4 NS

ROUTE WITH MATCHED LENGTH TRACES


FS[2:0]	CY2273-2 CPU/SDRAM	PCI	AGP	REF,IOAPIC
111	100MHz	33.3MHz	66.6MHz	14.318MHz
110	95.25MHz	31.75MHz	63.5MHz	14.318MHz
101	83.3MHz	33.3MHz	66.6MHz	14.318MHz
100	75MHz	30MHz	60MHz	14.318MHz
011	75MHz	37.5MHz	75MHz	14.318MHz
010	68.5MHz	34.25MHz	68.5MHz	14.318MHz
001	66.8MHz	33.4MHz	66.8MHz	14.318MHz
000	60MHz	30MHz	60MHz	14.318MHz

THE TOTAL LENGTH = LENGTH OF DRAM CLK + 10 INCH  
PLEASE REFER "LAYOUT GUIDE".



AMD

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 12 of 32




**AMD**

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 13 of 32

REV B: REMOVED RSM CIRCUIT, WIRE SYS\_RSTn TO K18

REV C: ADDED SW\_FLWPh






Function selection by \*TC\*, refer right-bottom corner.

FOR M1543C  
PWR\_EN  
CLK6M  
USBP2-  
USBP2+  
XCVROFF  
FIR  
IRTX

M1543C-  
M1543: PULL HIGH ONLY  
HIGH: HOTKEY DISABLE  
LOW: HOTKEY ENABLE

<b>AMD</b> Title: AMD-K6E CompactPCI		Document Number: AMD-K6E CompactPCIDSN	
		-Doc-	
Size: B		Sheet: 14 of 32	
Monday, June 14, 1999		Sheet 14 of 32	






(1-2) : NO HOTKEY, FOR M1543  
(2-3) : HOTKEY, FOR M1543C



NOTE: GND MICTOR MOUNTING HOLES

INTERRUPT	DESCRIPTION	1543 CONFIG PIN
IRQ0	SYSTEM TIMER	
IRQ1	KB INH	(PU - RTS2J)
IRQ2	PROG INT CTRL	
IRQ3	COM2	
IRQ4	COM1	
IRQ5	CPCI ENUMERATE	
IRQ6	FLOPPY DISK CTRL	
IRQ7	LPT1	
IRQ8	RTC INT	
IRQ9	GEN PURPOSE	
IRQ10	KB DATA	(PU - RTS2J, PU PCSJ)
IRQ11	PCI INT	
IRQ12	MOUSE DATA	(PU - DTR2J)
IRQ13	FP ERROR	
IRQ14	AGP INTA	
IRQ15	AGP INTB	
SIRQI	IDE PRIMARY	
SIRQII	IDE SECONDARY	

C/BE[3:0]	ADDRESS CYCLE DESCRIPTION
0000	INT ACK
0001	SPECIAL CYCLE
0010	IO READ
0011	IO WRITE
0100	RESERVED
0101	RESERVED
0110	MEM READ
0111	MEM WRITE
1000	RESERVED
1001	RESERVED
1010	CONF READ
1011	CONF WRITE
1100	MEM READ MULTIPLE
1101	DUAL ADDRESS CYCLE
1110	MEM READ LINE
1111	MEM WRITE & INVALIDATE





AMD

Title AMD-K6E CompactPCI		
Size B	Document Number -Doc>	AMD-K6E CompactPCIDSN REV C
Monday, June 14, 1999		Sheet 15 of 32



INSTALL 32 PIN SOCKET






FLASH ROM VOLTAGE	MANUFACTURER	SIZE
+5V	AMD, AM29F002T-120P	2MB

AMD

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 16 of 32


05/12/98 UPDATED




<b>AMD</b>		
Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 17 of 32

PLACE THIS BLOCK AS CLOSE M5819 AS POSSIBLE

PLACE THIS BLOCK SURROUNDED BY GND LINE AND DO NOT HAVE ANY THROUGH HOLE




SX4  
2JM-G






AMD

Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 18 of 32



REV B: ADD SYS\_RSTn, ADD INVERTER TO SPLED, CHANGED 5V\_ON TO 5V  
 REV C: ADD SW\_FLWPn



<b>AMD</b>		
Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 19 of 32








DEBUG SERIAL



## AMD


Title AMD-K6E CompactPCI

Size	Document Number	AMD-K6E CompactPCI DSN
B	<Doc>	REV C
Monday, June 14, 1999		Sheet 20 of 32






AMD

Title		
AMD-K6E CompactPCI		
Size	Document Number	AMD-K6E CompactPCI DSN
B	<Doc>	REV C
Monday, June 14, 1999		Sheet 21 of 32





VID[4:0]	VCORE
01111	1.30V
01110	1.35V
01101	1.40V
01100	1.45V
01011	1.50V
01010	1.55V
01001	1.60V
01000	1.65V
00111	1.70V
00110	1.75V
00101	1.80V
00100	1.85V
00011	1.90V
00010	1.95V
00001	2.00V
00000	2.05V
11111	NO CPU
11110	2.10V
11101	2.20V
11100	2.30V
11011	2.40V
11010	2.50V
11001	2.60V
11000	2.70V
10111	2.80V
10110	2.90V
10101	3.00V
10100	3.10V
10011	3.20V
10010	3.30V
10001	3.40V
10000	3.50V





AMD

Title		
AMD-K6E CompactPCI		
Size	Document Number	AMD-K6E CompactPCI DSN
B	<Doc>	REV C
Monday, June 14, 1999		Sheet 22 of 32

USE LARGE THROUGH HOLE



USE FAT TRACES TO DRIVE FAN POWER





















PLACE NEAR CPU FAN CONNECTOR

AMD



Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCI DSN REV C
Monday, June 14, 1999		Sheet 23 of 32













<h1>AMD</h1>		
Title AMD-K6E CompactPCI		
Size B	Document Number <Doc>	AMD-K6E CompactPCIDSN REV C
Monday, June 14, 1999		Sheet 24 of 32


8,13,15,29,31 AD[31:0]



U15  
AM79C972BKC/W  
10/100Mbps Ethernet  
3.3V  
5V TOLERANT IO




<b>AMD</b>		
Title	AMD-K6E CompactPCI	
Size	Document Number	AMD-K6E CompactPCI DSN
C	<Doc>	REV C
Monday, June 14, 1999		Sheet 26 of 32



CLEAR PWR/GND PLANE IN THIS AREA.  
DO NOT ROUTE ANY OTHER SIGNAL TRACES IN THIS AREA.




DEBUG ETHERNET






ADD COPPER PADS AROUND MOUNTING HOLE.  
CONNECT TO GNDC USING FAT TRACE.








ROUTE AS DIFFERENTIAL PAIR (RD+,RD-)  
ROUTE AS DIFFERENTIAL PAIR (TD+,TD-)

ROUTE AS DIFFERENTIAL PAIR (RX+,RX-)  
ROUTE AS DIFFERENTIAL PAIR (TX+,TX-)



<b>AMD</b>		
Title	AMD-K6E CompactPCI	
Size	Document Number	AMD-K6E CompactPCI DSN
C	<Doc>	REV C
	Monday, June 14, 1999	Sheet 26 of 32







**AMD**



Title AMD-K6E CompactPCI	
Size C	Document Number <Doc>
Monday, June 14, 1999	AMD-K6E CompactPCISN REV C Sheet 28 of 32

PCI BUS





ADD ON BUS




<b>AMD</b>		
Title	AMD-K6E CompactPCI	
Size	Document Number	AMD-K6E CompactPCIDSN
C	<Doc>	REV C
	Monday, June 14, 1999	Sheet 29 of 32






REV C: ADDED PULLUPS TO SPCL\_CLKn



CLOCK LENGTH OF SPCL\_CLK07 MUST BE 6.5" PLUS LENGTH OF SPCL\_CLK0X.  
 DISABLE SPCL\_SCLK[6..0] IN SW FOR SLAVE OPERATION




U17  
 21150-AB  
 PCI TO PCI BRIDGE  
 3.3V  
 3V OR 5V IO



**AMD**

Title		AMD-K6E CompactPCI	
Size	C	Document Number	AMD-K6E CompactPCIDSN
		<Doc>	REV C
		Monday, June 14, 1999	Sheet 31 of 32





NOTE: CONNECTOR NUMBERING AND COMPACTPCI NUMBERING IS REVERSED!

SERIES RES TO BE PLACED WITHIN 15.2mm (0.6") OF SIGNAL CONNECTOR PIN

ROUTE CLKO[6..0] WITH MATCHED LENGTH TRACES TO WITHIN 0.5"

NOTE: SPCl INTERRUPTS GO INTO LOCAL PCI BUS.

NOTE: SPCl INTERRUPTS PULLED UP ON LOCAL PCI BUS.

