

# Am386™DXL

## High-Performance, Low-Power, 32-Bit Microprocessor

Advanced  
Micro  
Devices

### DISTINCTIVE CHARACTERISTICS

#### ■ Ideal for portable PCs

- True static design for long battery life
- Typical standby  $I_{CC} < 0.08$  mA at DC
- Typical operating  $I_{CC} < 275$  mA at 33 MHz
- Lower power consumption than Intel 386DX or Intel 386SX
- Small footprint 132-pin PQFP package\*
- Wide range of chip sets and BIOS available to support standby mode capabilities
- Performance on demand (0 to 40 MHz)

#### ■ Ideal for desktop PCs

- 40-, 33-, 25-, and 20-MHz operating speeds
- Lower heat dissipation facilitates fan reduction or elimination for cost savings and size/noise reduction
- Pin-for-pin replacement for Intel 386DX

#### ■ Compatible with 386DX systems and software

#### ■ Supports 387DX-compatible math coprocessors

#### ■ AMD® advanced 0.8 micron CMOS technology

### GENERAL DESCRIPTION


The Am386DXL microprocessor is a high-speed, true static implementation of the Intel 386DX microprocessor. It is ideal for both desktop and battery-powered portable personal computers. For desktop PCs, the Am386DXL microprocessor offers a 21% increase in the maximum operating speed from 33 to 40 MHz. Also, this device offers lower heat dissipation, allowing system designers to remove or reduce the size and cost of the system cooling fan.

For portables, the Am386DXL microprocessor's true static design offers longer battery life with low operating

power consumption and standby mode. At 33 MHz, this device has 40% lower operating  $I_{CC}$  than the Intel 386DX. Standby mode allows the Am386DXL microprocessor to be clocked down to 0 MHz (DC) and retain full register contents. In standby mode, typical current draw is less than 0.08 mA, a nearly 1000x reduction in power consumption versus the Intel 386DX or Intel 386SX.


Additionally, the Am386DXL microprocessor will be available in a small footprint 132-pin plastic quad flat pack (PQFP) package\*. This surface-mount package is 40% smaller than a PGA package, allowing smaller, lower-cost board designs without the need for a socket.

Typical  $I_{CC}$





## BLOCK DIAGRAM



15021B-001


## INTRODUCTION

AMD is proud to provide the Am386DXL microprocessor at a time when the personal computer market requires alternatives. Alternate source manufacturers traditionally increase availability, add features, and broaden the market. AMD has focused significant engineering resources to bring you these benefits.

AMD's track record with the 80286 shows that we were first to raise the performance of the 80286 from 8 MHz to 10, 12, and 16 MHz. We were first to offer new packaging technology with a smaller, lower cost PLCC. Today, over 90% of all 80286s sold use PLCC packaging. AMD is committed to similar advances with the Am386DXL microprocessor.

The Am386DXL microprocessor is more than just a re-creation of the Intel 386DX. Highly skilled engineers in our Austin, Texas facility, added enhancements to the microprocessor through the use of our advanced 0.8 micron CMOS technology. These enhancements include a true static design, a low cost small footprint PQFP package, and an increase in the maximum operating speed to 40 MHz. The true static design allows for lower operating power consumption, as well as standby mode for lower heat dissipation in desktop PCs and longer battery life in portables.

AMD engineered the Am386DXL microprocessor to insure compatibility with the installed base of hardware and software for the 386-based personal computers. The Am386DXL microprocessor is your solution to meet the demand for high-performance, 32-bit desktop and portable personal computers.





## FUNCTIONAL DESCRIPTION

### True Static Operation

The Am386DXL microprocessor incorporates a true static design. Unlike dynamic circuit design, the Am386DXL device eliminates the minimum operating frequency restriction. It may be clocked from its maximum speed of 40 MHz all the way down to 0 MHz (DC). System designers can use this feature to design true 32-bit battery-powered portable PCs with long battery life.

### Standby Mode

This true static design allows for a standby mode. At any of its operating speeds (40 MHz to DC), the Am386DXL microprocessor will retain its state (i.e., the contents of all of its registers). By shutting off the clock completely, the device enters standby mode. Since power consumption is a function of clock frequency, operating power consumption is reduced as the frequency is lowered. In standby mode, typical current draw is reduced to less than 0.08 mA at DC.

Not only does this feature save battery life, but it also simplifies the design of power-conscious notebook computers in the following ways.

1. Eliminates the need for software in BIOS to save and restore the contents of registers.
2. Allows simpler circuitry to control stopping of the clock (since) the system does not need to know what state the processor is in.

### Lower Operating $I_{cc}$


True static design also allows lower operating  $I_{cc}$  when operating at any speed. See the following graph for typical current at operating speeds.

### Performance On Demand



The Am386DXL microprocessor retains its state at any speed from 0 MHz (DC) to its maximum operating speed (20, 25, 33, or 40 MHz). With this feature, system designers may vary the operating speed of the system to extend the battery life in portable systems.

For example, the system could operate at low speeds during inactivity or polling operations. However, upon interrupt, the system clock can be increased up to its maximum speed. After a user-defined time-out period, the system can be returned to a low (or 0 MHz) operating speed without losing its state. This design maximizes battery life while achieving optimal performance.

Typical  $I_{cc}$



**CONNECTION DIAGRAMS**  
**132-Lead Ceramic Pin Grid Array (PGA) Package**





### PGA Pin Designations (Functional Grouping)

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
A2	C4	A24	L2	D6	L14	D28	M6	V <sub>cc</sub>	C12	V <sub>ss</sub>	F2
A3	A3	A25	K3	D7	K12	D29	P4		D12		F3
A4	B3	A26	M1	D8	L13	D30	P3		G2		F14
A5	B2	A27	N1	D9	N14	D31	M5		G3		J2
A6	C3	A28	L3	D10	M12	D/C	A11		G12		J3
A7	C2	A29	M2	D11	N13	ERROR	A8		G14		J12
A8	C1	A30	P1	D12	N12	HLDA	M14		L12		J13
A9	D3	A31	N2	D13	P13	HOLD	D14		M3		M4
A10	D2	ADS	E14	D14	P12	INTR	B7		M7		M8
A11	D1	BE0	E12	D15	M11	LOCK	C10		M13		M10
A12	E3	BE1	C13	D16	N11	M/IO	A12		N4		N3
A13	E2	BE2	B13	D17	N10	NA	D13		N7		P6
A14	E1	BE3	A13	D18	P11	NMI	B8		P2		P14
A15	F1	BS16	C14	D19	P10	PEREQ	C8		P8	W/R	B10
A16	G1	BUSY	B9	D20	M9	READY	G13	V <sub>ss</sub>	A2	NC	A4
A17	H1	CLK2	F12	D21	N9	RESET	C9		A6		B4
A18	H2	D0	H12	D22	P9	V <sub>cc</sub>	A1		A9		B6
A19	H3	D1	H13	D23	N8		A5		B1		B12
A20	J1	D2	H14	D24	P7		A7		B5		C6
A21	K1	D3	J14	D25	N6		A10		B11		C7
A22	K2	D4	K14	D26	P5		A14		B14		E13
A23	L1	D5	K13	D27	N5		C5		C11		F13

### PGA Pin Designations (Sorted by Pin No.)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
A1	V <sub>cc</sub>	B9	BUSY	D3	A9	H1	A17	L13	D8	N7	V <sub>cc</sub>
A2	V <sub>ss</sub>	B10	W/R	D12	V <sub>cc</sub>	H2	A18	L14	D6	N8	D23
A3	A3	B11	V <sub>ss</sub>	D13	NA	H3	A19	M1	A26	N9	D21
A4	NC	B12	NC	D14	HOLD	H12	D0	M2	A29	N10	D17
A5	V <sub>cc</sub>	B13	BE2	E1	A14	H13	D1	M3	V <sub>cc</sub>	N11	D16
A6	V <sub>ss</sub>	B14	V <sub>ss</sub>	E2	A13	H14	D2	M4	V <sub>ss</sub>	N12	D12
A7	V <sub>cc</sub>	C1	A8	E3	A12	J1	A20	M5	D31	N13	D11
A8	ERROR	C2	A7	E12	BE0	J2	V <sub>ss</sub>	M6	D28	N14	D9
A9	V <sub>ss</sub>	C3	A6	E13	NC	J3	V <sub>ss</sub>	M7	V <sub>cc</sub>	P1	A30
A10	V <sub>cc</sub>	C4	A2	E14	ADS	J12	V <sub>ss</sub>	M8	V <sub>ss</sub>	P2	V <sub>cc</sub>
A11	D/C	C5	V <sub>cc</sub>	F1	A15	J13	V <sub>ss</sub>	M9	D20	P3	D30
A12	M/IO	C6	NC	F2	V <sub>ss</sub>	J14	D3	M10	V <sub>ss</sub>	P4	D29
A13	BE3	C7	NC	F3	V <sub>ss</sub>	K1	A21	M11	D15	P5	D26
A14	V <sub>cc</sub>	C8	PEREQ	F12	CLK2	K2	A22	M12	D10	P6	V <sub>ss</sub>
B1	V <sub>ss</sub>	C9	RESET	F13	NC	K3	A25	M13	V <sub>cc</sub>	P7	D24
B2	A5	C10	LOCK	F14	V <sub>ss</sub>	K12	D7	M14	HLDA	P8	V <sub>cc</sub>
B3	A4	C11	V <sub>ss</sub>	G1	A16	K13	D5	N1	A27	P9	D22
B4	NC	C12	V <sub>cc</sub>	G2	V <sub>cc</sub>	K14	D4	N2	A31	P10	D19
B5	V <sub>ss</sub>	C13	BE1	G3	V <sub>cc</sub>	L1	A23	N3	V <sub>ss</sub>	P11	D18
B6	NC	C14	BS16	G12	V <sub>cc</sub>	L2	A24	N4	V <sub>cc</sub>	P12	D14
B7	INTR	D1	A11	G13	READY	L3	A28	N5	D27	P13	D13
B8	NMI	D2	A10	G14	V <sub>cc</sub>	L12	V <sub>cc</sub>	N6	D25	P14	V <sub>ss</sub>

**CONNECTION DIAGRAMS**  
**132-Lead Plastic Quad Flat Pack (PQFP) Package\***




15022B-002

Notes: Pin 1 is marked for orientation.  
 \*Preliminary Information.



## CONNECTION DIAGRAMS (continued)



15022B-002

Note: Pin 1 is marked for orientation.



**PQFP Pin Designations\* (Functional Grouping)**

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
A2	67	A24	96	D6	13	D28	112	V <sub>cc</sub>	56	V <sub>ss</sub>	64
A3	68	A25	97	D7	12	D29	109		58		65
A4	69	A26	98	D8	9	D30	108		73		66
A5	70	A27	100	D9	7	D31	107		85		80
A6	71	A28	101	D10	6	D/C	41		99		83
A7	72	A29	102	D11	5	ERROR	47		106		90
A8	74	A30	103	D12	4	HLDA	8		110		91
A9	75	A31	104	D13	3	HOLD	28		117		92
A10	76	ADS	27	D14	131	INTR	53		123		105
A11	77	BE0	31	D15	130	LOCK	42		127		111
A12	78	BE1	32	D16	129	M/I <sub>O</sub>	40	V <sub>ss</sub>	1		114
A13	79	BE2	33	D17	128	NA	30		10		122
A14	81	BE3	38	D18	126	NMI	52		11		132
A15	82	BS16	29	D19	125	PEREQ	50		21	W/R	43
A16	84	BUSY	46	D20	124	READY	26		23	NC	36
A17	86	CLK2	24	D21	121	RESET	45		25		37
A18	87	D0	20	D22	120	V <sub>cc</sub>	2		35		39
A19	88	D1	19	D23	119		16		44		59
A20	89	D2	18	D24	118		22		48		60
A21	93	D3	17	D25	116		34		51		61
A22	94	D4	15	D26	115		49		55		62
A23	95	D5	14	D27	113		54		57		63


**PQFP Pin Designations\* (Sorted by Pin No.)**

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>ss</sub>	23	V <sub>ss</sub>	45	RESET	67	A2	89	A20	111	V <sub>ss</sub>
2	V <sub>cc</sub>	24	CLK2	46	BUSY	68	A3	90	V <sub>ss</sub>	112	D28
3	D13	25	V <sub>ss</sub>	47	ERROR	69	A4	91	V <sub>ss</sub>	113	D27
4	D12	26	READY	48	V <sub>ss</sub>	70	A5	92	V <sub>ss</sub>	114	VSS
5	D11	27	ADS	49	V <sub>cc</sub>	71	A6	93	A21	115	D26
6	D10	28	HOLD	50	PEREQ	72	A7	94	A22	116	D25
7	D9	29	BS16	51	V <sub>ss</sub>	73	V <sub>cc</sub>	95	A23	117	V <sub>cc</sub>
8	HLDA	30	NA	52	NMI	74	A8	96	A24	118	D24
9	D8	31	BE0	53	INTR	75	A9	97	A25	119	D23
10	V <sub>ss</sub>	32	BE1	54	V <sub>cc</sub>	76	A10	98	A26	120	D22
11	V <sub>ss</sub>	33	BE2	55	V <sub>ss</sub>	77	A11	99	V <sub>cc</sub>	121	D21
12	D7	34	V <sub>cc</sub>	56	V <sub>cc</sub>	78	A12	100	A27	122	V <sub>ss</sub>
13	D6	35	V <sub>ss</sub>	57	V <sub>ss</sub>	79	A13	101	A28	123	V <sub>cc</sub>
14	A5	36	NC	58	V <sub>cc</sub>	80	V <sub>ss</sub>	102	A29	124	D20
15	D4	37	NC	59	NC	81	A14	103	A30	125	D19
16	V <sub>cc</sub>	38	BE3	60	NC	82	A15	104	A31	126	D18
17	D3	39	NC	61	NC	83	V <sub>ss</sub>	105	V <sub>ss</sub>	127	V <sub>cc</sub>
18	D2	40	M/I <sub>O</sub>	62	NC	84	A16	106	V <sub>cc</sub>	128	D17
19	D1	41	D/C	63	NC	85	V <sub>cc</sub>	107	D31	129	D16
20	D0	42	LOCK	64	V <sub>ss</sub>	86	A17	108	D30	130	D15
21	V <sub>ss</sub>	43	W/R	65	V <sub>ss</sub>	87	A18	109	D29	131	D14
22	V <sub>cc</sub>	44	V <sub>ss</sub>	66	V <sub>ss</sub>	88	A19	110	V <sub>cc</sub>	132	V <sub>ss</sub>

\*Preliminary Information



# LOGIC SYMBOL




15021B-003

**ORDERING INFORMATION**

**Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number/Description
- b. Package Type
- c. Temperature Range
- d. Speed Option



Valid Combinations		
A	80386DXL	-40 -33 -25 -20

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. All speeds may not be available in all package combinations. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

\*Preliminary Information.



## PIN DESCRIPTION

### **A31–A2**

#### **Address Bus (Outputs)**

Outputs physical memory or port I/O addresses.

### **ADS**

#### **Address Status (Active Low; Output)**

Indicates that a valid bus cycle definition and address ( $\overline{W/\overline{R}}$ ,  $\overline{D/\overline{C}}$ ,  $\overline{M/\overline{I/O}}$ ,  $\overline{BE0}$ ,  $\overline{BE1}$ ,  $\overline{BE2}$ ,  $\overline{BE3}$ , and A31–A2) are being driven at the Am386DXL microprocessor pins.

### **$\overline{BE3}$ – $\overline{BE0}$**

#### **Byte Enables (Active Low; Outputs)**

Indicate which data bytes of the data bus take part in a bus cycle.

### **$\overline{BS16}$**

#### **Bus Size 16 (Active Low; Input)**

Allows direct connection of 32-bit and 16-bit data buses.

### **BUSY**

#### **Busy (Active Low; Input)**

Signals a busy condition from a processor extension.

### **CLK2**

#### **Clock (Input)**

Provides the fundamental timing for the Am386DXL microprocessor.

### **D31–D0**

#### **Data Bus (Inputs/Outputs)**

Inputs data during memory, I/O, and interrupt acknowledge read cycles; and outputs data during memory and I/O write cycles.

### **$\overline{D/\overline{C}}$**

#### **Data/Control (Output)**

A bus cycle definition pin that distinguishes data cycles, either memory or I/O, from control cycles which are: interrupt acknowledge, halt, and instruction fetching.

### **ERROR**

#### **Error (Active Low; Input)**

Signals an error condition from a processor extension.

### **HLDA**

#### **Bus Hold Acknowledge (Active High; Output)**

Indicates that the Am386DXL microprocessor surrendered control of its local bus to another bus master.

### **HOLD**

#### **Bus Hold Request (Active High; Input)**

Allows another bus master to request control of the local bus.

### **INTR**

#### **Interrupt Request (Active High; Input)**

A maskable input that signals the Am386DXL microprocessor to suspend execution of the current program and execute an interrupt acknowledge function.

### **$\overline{LOCK}$**

#### **Bus Lock (Active Low; Output)**

A bus cycle definition pin that indicates that other system bus masters are denied access to the system bus while it is active.

### **$\overline{M/\overline{I/O}}$**

#### **Memory I/O (Output)**

A bus cycle definition pin that distinguishes memory cycles from input/output cycles.

### **$\overline{NA}$**

#### **Next Address (Active Low; Input)**

Used to request address pipelining.

### **NC**

#### **No Connect**

Should always remain unconnected. Connection of a NC pin may cause the processor to malfunction or be incompatible with future steppings of the Am386DXL microprocessor.

### **NMI**

#### **Non-Maskable Interrupt Request (Active High; Input)**

A non-maskable input that signals the Am386DXL microprocessor to suspend execution of the current program and execute an interrupt acknowledge function.

### **PEREQ**

#### **Processor Extension Request (Active High; Input)**

Indicates that the processor extension has data to be transferred by the Am386DXL microprocessor.

### **READY**

#### **Bus Ready (Active Low; Input)**

Terminates the bus cycle.

### **RESET**

#### **Reset (Active High; Input)**

Suspends any operation in progress and places the Am386DXL microprocessor in a known reset state.

### **V<sub>cc</sub>**

#### **System Power (Active High; Input)**

Provides the +5 V nominal DC supply input.

### **V<sub>ss</sub>**

#### **System Ground (Input)**

System ground provides 0 V connection from which all inputs and outputs are measured.

### **$\overline{W/\overline{R}}$**

#### **Write/Read (Output)**

A bus cycle definition pin that distinguishes write cycles from read cycles.

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . .  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Case Temperature Under Bias . . . .  $-65^{\circ}\text{C}$  to  $+110^{\circ}\text{C}$   
 Supply Voltage with Respect  
 to  $V_{SS}$  . . . . .  $-0.5\text{ V}$  to  $+6.5\text{ V}$   
 Voltage on Other Pins . . . . .  $-0.5\text{ V}$  to  $V_{CC} + 0.5\text{ V}$

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.*

### DC CHARACTERISTICS over COMMERCIAL operating ranges

$V_{CC} = 5\text{ V} \pm 5\%$ ;  $T_{CASE} = 0^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (PGA)  
 $V_{CC} = 5\text{ V} \pm 10\%$ ;  $T_{CASE} = 0^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$  (PQFP\*)

Symbol	Parameter Description	Notes	Min	Max	Unit
$V_{IL}$	Input Low Voltage	(Note 1)	-0.3	0.8	V
$V_{IH}$	Input High Voltage		2.0	$V_{CC} + 0.3$	V
$V_{ILC}$	CLK2 Input Low Voltage	(Note 1)	-0.3	0.8	V
$V_{IHC}$	CLK2 Input High Voltage				
	20 MHz		$V_{CC} - 0.8$	$V_{CC} + 0.3$	V
	25, 33, and 40 MHz		3.7	$V_{CC} + 0.3$	V
$V_{OL}$	Output Low Voltage				
	$I_{OL} = 4\text{ mA}$ : A31-A2, D31-D0			0.45	V
	$I_{OL} = 5\text{ mA}$ : $\overline{BE3}-\overline{BE0}$ , $\overline{W/R}$ , D/C, $\overline{M/\overline{O}}$ , $\overline{LOCK}$ , $\overline{ADS}$ , HLDA			0.45	V
$V_{OH}$	Output High Voltage				
	$I_{OH} = 1\text{ mA}$ : A31-A2, D31-D0		2.4		V
	$I_{OH} = 0.9\text{ mA}$ : $\overline{BE3}-\overline{BE0}$ , $\overline{W/R}$ , D/C, $\overline{M/\overline{O}}$ , $\overline{LOCK}$ , $\overline{ADS}$ , HLDA		2.4		V
$I_{LI}$	Input Leakage Current (All pins except $\overline{BS16}$ , PEREQ, BUSY, and ERROR)	$0\text{ V} \leq V_{IN} \leq V_{CC}$		$\pm 15$	$\mu\text{A}$
$I_{IH}$	Input Leakage Current (PEREQ Pin)	$V_{IH} = 2.4\text{ V}$ (Note 2)		200	$\mu\text{A}$
$I_{IL}$	Input Leakage Current ( $\overline{BS16}$ , BUSY, and ERROR)	$V_{IL} = 0.45$ (Note 3)		-400	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$0.45\text{ V} \leq V_{OUT} \leq V_{CC}$		$\pm 15$	$\mu\text{A}$
$I_{CC}$	Supply Current	(Note 4)			
	CLK2 = 40 MHz: with -20	$I_{CC}$ Typ = 165		200	mA
	CLK2 = 50 MHz: with -25	$I_{CC}$ Typ = 210		250	mA
	CLK2 = 66 MHz: with -33	$I_{CC}$ Typ = 275		330	mA
	CLK2 = 80 MHz: with -40	$I_{CC}$ Typ = 330		400	mA
$I_{CCSB}$	Standby Current	$I_{CCSB}$ Typ = 0.08 mA (Notes 4, 5)		1	mA
$C_{IN}$	Input or I/O Capacitance	$F_C = 1\text{ MHz}$ (Note 4)		10	pF
$C_{OUT}$	Output Capacitance	$F_C = 1\text{ MHz}$ (Note 4)		12	pF
$C_{CLK}$	CLK2 Capacitance	$F_C = 1\text{ MHz}$ (Note 4)		20	pF

- Notes: 1. The Min value, -0.3, is not 100% tested.  
 2. PEREQ input has an internal pull-down resistor.  
 3.  $\overline{BS16}$ , BUSY, and ERROR inputs each have an internal pullup resistor.  
 4. Not 100% tested.  
 5. Measurement taken with  $\overline{BS16}$ , BUSY, and ERROR at  $V_{CC}$  voltage level.

\*Preliminary Information.



## SWITCHING CHARACTERISTIC over operating range

$V_{CC} = 5\text{ V} \pm 5\%$ ;  $T_{CASE} = 0^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

No.	Parameter Description	Notes	Ref Figure	40 MHz Min	40 MHz Max	Unit
	Operating Frequency	Half of CLK2 Freq		0	40	MHz
1	CLK2 Period		3	12.5		ns
2a	CLK2 High Time	at 2 V	3	5		ns
2b	CLK2 High Time	at 3.7 V	3	3.25		ns
3a	CLK2 Low Time	at 2 V	3	5		ns
3b	CLK2 Low Time	at 0.8 V	3	3.25		ns
4	CLK2 Fall Time	3.7 V to 0.8 V (Note 3)	3		4	ns
5	CLK2 Rise Time	0.8 V to 3.7 V (Note 3)	3		4	ns
6	A31–A2 Valid Delay	$C_L = 50\text{ pF}$	2, 5, 13	4	15	ns
7	A31–A2 Float Delay	(Note 1)	13	4	20	ns
8	$\overline{BE3}$ – $\overline{BE0}$ , $\overline{LOCK}$ Valid Delay	$C_L = 50\text{ pF}$	2, 5, 13	4	15	ns
9	$\overline{BE3}$ – $\overline{BE0}$ , $\overline{LOCK}$ Float Delay	(Note 1)	13	4	20	ns
10	$\overline{WR}$ , $\overline{M/\overline{IO}}$ , $\overline{D/\overline{C}}$ Valid Delay	$C_L = 50\text{ pF}$	2, 5, 13	4	15	ns
10a	$\overline{ADS}$ Valid Delay	$C_L = 50\text{ pF}$	2, 5, 13	4	14.5	ns
11	$\overline{WR}$ , $\overline{M/\overline{IO}}$ , $\overline{D/\overline{C}}$ , $\overline{ADS}$ Float Delay	(Note 1)	13	4	20	ns
12	D31–D0 Write Data Valid Delay	$C_L = 50\text{ pF}$ (Note 4)	2, 6, 13	7	24	ns
12a	D31–D0 Write Data Hold Time	$C_L = 50\text{ pF}$	2, 7	2		ns
13	D31–D0 Float Delay	(Note 1)	13	4	17	ns
14	HLDA Valid Delay	$C_L = 50\text{ pF}$	2, 13	4	20	ns
15	$\overline{NA}$ Setup Time		4	5		ns
16	$\overline{NA}$ Hold Time		4	2		ns
17	$\overline{BS16}$ Setup Time		4	5		ns
18	$\overline{BS16}$ Hold Time		4	2		ns
19	$\overline{READY}$ Setup Time		4	7		ns
20	$\overline{READY}$ Hold Time		4	4		ns
21	D31–D0 Read Setup Time		4	5		ns
22	D31–D0 Read Hold Time		4	3		ns
23	HOLD Setup Time		4	11		ns
24	HOLD Hold Time		4	2		ns
25	RESET Setup Time		14	5		ns
26	RESET Hold Time		14	2		ns
27	NMI, INTR Setup Time	(Note 2)	4	5		ns
28	NMI, INTR Hold Time	(Note 2)	4	5		ns
29	$\overline{PEREQ}$ , $\overline{ERROR}$ , $\overline{BUSY}$ Setup Time	(Note 2)	4	5		ns
30	$\overline{PEREQ}$ , $\overline{ERROR}$ , $\overline{BUSY}$ Hold Time	(Note 2)	4	4		ns

- Notes: 1. Float condition occurs when maximum current becomes less than  $I_{LO}$  in magnitude. Float delay is not 100% tested.  
 2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific clock period.  
 3. Rise and fall times are not tested.  
 4. Min time not 100% tested.

### SWITCHING CHARACTERISTIC over operating range

V<sub>CC</sub> = 5 V ±5%; T<sub>CASE</sub> = 0°C to +85°C

No.	Parameter Description	Notes	Ref Figures	33 MHz Min	33 MHz Max	Unit
	Operating Frequency	Half of CLK2 Freq		0	33.3	MHz
1	CLK2 Period		3	15.0		ns
2a	CLK2 High Time	at 2 V	3	6.25		ns
2b	CLK2 High Time	at 3.7 V	3	4.5		ns
3a	CLK2 Low Time	at 2 V	3	6.25		ns
3b	CLK2 Low Time	at 0.8 V	3	4.5		ns
4	CLK2 Fall Time	3.7 V to 0.8 V (Note 3)	3		4	ns
5	CLK2 Rise Time	0.8 V to 3.7 V (Note 3)	3		4	ns
6	A31–A2 Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	15	ns
7	A31–A2 Float Delay	(Note 1)	13	4	20	ns
8	BE3–BE0, LOCK Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	15	ns
9	BE3–BE0, LOCK Float Delay	(Note 1)	13	4	20	ns
10	W/R, M/I $\bar{O}$ , D/C Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	15	ns
10a	ADS Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	14.5	ns
11	W/R, M/I $\bar{O}$ , D/C, ADS Float Delay	(Note 1)	13	4	20	ns
12	D31–D0 Write Data Valid Delay	C <sub>L</sub> = 50 pF (Note 4)	2, 6, 13	7	24	ns
12a	D31–D0 Write Data Hold Time	C <sub>L</sub> = 50 pF	2, 7	2		ns
13	D31–D0 Float Delay	(Note 1)	13	4	17	ns
14	HLDA Valid Delay	C <sub>L</sub> = 50 pF	2, 13	4	20	ns
15	$\bar{N}A$ Setup Time		4	5		ns
16	$\bar{N}A$ Hold Time		4	2		ns
17	BS16 Setup Time		4	5		ns
18	BS16 Hold Time		4	2		ns
19	READY Setup Time		4	7		ns
20	READY Hold Time		4	4		ns
21	D31–D0 Read Setup Time		4	5		ns
22	D31–D0 Read Hold Time		4	3		ns
23	HOLD Setup Time		4	11		ns
24	HOLD Hold Time		4	2		ns
25	RESET Setup Time		14	5		ns
26	RESET Hold Time		14	2		ns
27	NMI, INTR Setup Time	(Note 2)	4	5		ns
28	NMI, INTR Hold Time	(Note 2)	4	5		ns
29	PEREQ, ERROR, BUSY Setup Time	(Note 2)	4	5		ns
30	PEREQ, ERROR, BUSY Hold Time	(Note 2)	4	4		ns

- Notes: 1. Float condition occurs when maximum output current becomes less than I<sub>LO</sub> in magnitude. Float delay is not 100% tested.  
 2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.  
 3. Rise and fall times are not tested.  
 4. Min time not 100% tested.



## SWITCHING CHARACTERISTIC over operating range

V<sub>CC</sub> = 5 V ±5; T<sub>CASE</sub> = 0°C to +85°C (PGA)

V<sub>CC</sub> = 5 V ±10%; T<sub>CASE</sub> = 0°C to +100°C (PQFP\*)

No.	Parameter Description	Notes	Ref Figures	25 MHz Min	25 MHz Max	Unit
	Operating Frequency	Half of CLK2 Freq		0	25	MHz
1	CLK2 Period		3	20		ns
2a	CLK2 High Time	at 2 V	3	7		ns
2b	CLK2 High Time	at 3.7 V	3	4		ns
3a	CLK2 Low Time	at 2 V	3	7		ns
3b	CLK2 Low Time	at 0.8 V	3	5		ns
4	CLK2 Fall Time	3.7 V to 0.8 V (Note 3)	3		7	ns
5	CLK2 Rise Time	0.8 V to 3.7 V (Note 3)	3		7	ns
6	A31–A2 Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	21	ns
7	A31–A2 Float Delay	(Note 1)	13	4	30	ns
8	BE3–BE0 Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	24	ns
8a	LOCK Valid Delay	CL = 50 pF	2, 5, 13	4	21	ns
9	BE3–BE0, LOCK Float Delay	(Note 1)	13	4	30	ns
10	W/R, M/IO, D/C, ADS Valid Delay	C <sub>L</sub> = 50 pF	2, 5, 13	4	21	ns
11	W/R, M/IO, D/C, ADS Float Delay	(Note 1)	13	4	30	ns
12	D31–D0 Write Data Valid Delay	C <sub>L</sub> = 50 pF	2, 6, 13	7	27	ns
12a	D31–D0 Write Data Hold Time	C <sub>L</sub> = 50 pF	2, 7	2		ns
13	D31–D0 Float Delay	(Note 1)	13	4	22	ns
14	HLDA Valid Delay	C <sub>L</sub> = 50 pF	2, 13	4	22	ns
15	NA Setup Time		4	7		ns
16	NA Hold Time		4	3		ns
17	BS16 Setup Time		4	7		ns
18	BS16 Hold Time		4	3		ns
19	READY Setup Time		4	9		ns
20	READY Hold Time		4	4		ns
21	D31–D0 Read Setup Time		4	7		ns
22	D31–D0 Read Hold Time		4	5		ns
23	HOLD Setup Time		4	15		ns
24	HOLD Hold Time		4	3		ns
25	RESET Setup Time		14	10		ns
26	RESET Hold Time		14	3		ns
27	NMI, INTR Setup Time	(Note 2)	4	6		ns
28	NMI, INTR Hold Time	(Note 2)	4	6		ns
29	PEREQ, ERROR, BUSY Setup Time	(Note 2)	4	6		ns
30	PEREQ, ERROR, BUSY Hold Time	(Note 2)	4	5		ns

Notes: 1. Float condition occurs when maximum output current becomes less than I<sub>LO</sub> magnitude. Float delay is not 100% tested.

2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

3. Rise and fall times are not tested.

\*Preliminary Information.



### SWITCHING CHARACTERISTIC over operating range

V<sub>CC</sub> = 5 V ±5%; T<sub>CASE</sub> = 0°C to +85°C (PGA)

V<sub>CC</sub> = 5 V ±10%; T<sub>CASE</sub> = 0°C to +100°C (PQFP\*)

No.	Parameter Description	Notes	Ref Figures	20 MHz Min	20 MHz Max	Unit
	Operating Frequency	Half of CLK2 Freq		0	20	MHz
1	CLK2 Period		3	25		ns
2a	CLK2 High Time	at 2 V	3	8		ns
2b	CLK2 High Time	at (V <sub>CC</sub> -0.8 V)	3	5		ns
3a	CLK2 Low Time	at 2 V	3	8		ns
3b	CLK2 Low Time	at 0.8 V	3	6		ns
4	CLK2 Fall Time	(V <sub>CC</sub> -0.8 V) to 0.8 V (Note 3)	3		8	ns
5	CLK2 Rise Time	0.8 V to (V <sub>CC</sub> -0.8 V) (Note 3)	3		8	ns
6	A31-A2 Valid Delay	C <sub>L</sub> = 120 pF	2, 5, 13	4	30	ns
7	A31-A2 Float Delay	(Note 1)	13	4	32	ns
8	BE3-BE0 Valid Delay	C <sub>L</sub> = 75 pF	2, 5, 13	4	30	ns
9	BE3-BE0, LOCK Float Delay	(Note 1)	13	4	32	ns
10	W/R, M/I <sub>O</sub> , D/C, ADS Valid Delay	C <sub>L</sub> = 75 pF	2, 5, 13	4	28	ns
11	W/R, M/I <sub>O</sub> , D/C, ADS Float Delay	(Note 1)	13	4	30	ns
12	D31-D0 Write Data Valid Delay	C <sub>L</sub> = 120 pF	2, 8, 13	4	38	ns
13	D31-D0 Float Delay	(Note 1)	13	4	27	ns
14	HLDA Valid Delay	C <sub>L</sub> = 75 pF	2, 13	6	28	ns
15	NA Setup Time		4	9		ns
16	NA Hold Time		4	14		ns
17	BS16 Setup Time		4	13		ns
18	BS16 Hold Time		4	21		ns
19	READY Setup Time		4	12		ns
20	READY Hold Time		4	4		ns
21	D31-D0 Read Setup Time		4	11		ns
22	D31-D0 Read Hold Time		4	6		ns
23	HOLD Setup Time		4	17		ns
24	HOLD Hold Time		4	5		ns
25	RESET Setup Time		14	12		ns
26	RESET Hold Time		14	4		ns
27	NMI, INTR Setup Time	(Note 2)	4	16		ns
28	NMI, INTR Hold Time	(Note 2)	4	16		ns
29	PEREQ, ERROR, BUSY Setup Time	(Note 2)	4	14		ns
30	PEREQ, ERROR, BUSY Hold Time	(Note 2)	4	5		ns

Notes: 1. Float condition occurs when maximum output current becomes less than I<sub>LO</sub> magnitude. Float delay is not 100% tested.

2. These inputs are allowed to be asynchronous to CLK2. The setup and hold specifications are given for testing purposes, to assure recognition within a specific CLK2 period.

3. Rise and fall times are not tested.

\*Preliminary Information.




## SWITCHING WAVEFORMS

The switching characteristics consist of output delays, input setup requirements, and input hold requirements. All characteristics are relative to the CLK2 rising edge crossing the 2.0 V level.

Switching characteristic measurement is defined by Figure 1. Inputs must be driven to the voltage levels indicated by this diagram. Am386DXL microprocessor output delays are specified with minimum and maximum limits, measured as shown. The minimum Am386DXL microprocessor delay times are hold times provided to external circuitry. Am386DXL microprocessor input setup and hold times are specified as minimums, defin-

ing the smallest acceptable sampling window. Within the sampling window, a synchronous input signal must be stable for correct Am386DXL microprocessor operation.


Outputs  $\overline{NA}$ ,  $W/\overline{R}$ ,  $D/\overline{C}$ ,  $M/\overline{IO}$ ,  $\overline{LOCK}$ ,  $\overline{BE3}-\overline{BE0}$ ,  $A31-A2$ , and  $HLDA$  only change at the beginning of phase one.  $D31-D0$  (write cycles) only change at the beginning of phase two. The  $\overline{READY}$ ,  $\overline{HOLD}$ ,  $\overline{BUSY}$ ,  $\overline{ERROR}$ ,  $\overline{PEREQ}$ , and  $D31-D0$  (read cycles) inputs are sampled at the beginning of phase one. The  $\overline{NA}$ ,  $\overline{BS16}$ ,  $\overline{INTR}$ , and  $\overline{NMI}$  inputs are sampled at the beginning of phase two.



Note: Input waveforms have  $t_r \leq 2.0$  ns from 0.8 V to 2.0 V.

15021B-071

Figure 1. Drive Levels and Measurement Points



$C_L$  includes all parasitic capacitances.

Figure 2. AC Test Loads

15021B-072






Figure 3. CLK2 Timing

15021B-073




15021B-074

Figure 4. Input Setup and Hold Timing




15021B-075

Figure 5. Output Valid Delay Timing




15021B-076

Figure 6. Write Data Valid Delay Timing (25, 33, and 40 MHz)




15021B-077

Figure 7. Write Data Hold Timing (25, 33, and 40 MHz)



15021B-078


Figure 8. Write Data Valid Delay Timing (20 MHz)



Note: This graph will not be linear outside of the  $C_L$  range shown.

**Figure 9. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ( $C_L = 120$  pF)**


15021B-079



Note: This graph will not be linear outside of the  $C_L$  range shown.

**Figure 10. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ( $C_L = 75$  pF)**


15021B-080



Note: This graph will not be linear outside of the  $C_L$  range shown.

15021B-081


**Figure 11. Typical Output Valid Delay Versus Load Capacitance at Maximum Operating Temperature ( $C_L = 50$  pF)**



Note: This graph will not be linear outside of the  $C_L$  range shown.


15021B-082

**Figure 12. Typical Output Rise Time Versus Load Capacitance at Maximum Operating Temperature**



15021B-083

Figure 13. Output Float Delay and HLDA Valid Delay Timing



The second internal processor phase following RESET High-to-Low transition (provided  $t_{25}$  and  $t_{26}$  are met) is  $\phi 2$ .


Figure 14. RESET Setup and Hold Timing and Internal Phase

15021B-084



**PHYSICAL DIMENSIONS**



**PGA 132**  
Measured in Inches







PHYSICAL DIMENSIONS (continued)

PQ132  
Measured in Inches



**PHYSICAL DIMENSIONS (continued)**

**PQB132**  
**Outer Ring Measured in Millimeters**  
**Device Measured in Inches**



14826C  
 BL 47  
 2/25/91 CD

AMD is a registered trademark and Am386 is a trademark of Advanced Micro Devices, Incorporated. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Sales Offices

**North American**

ALABAMA	(205) 882-9122
ARIZONA	(602) 242-4400
<b>CALIFORNIA,</b>	
Culver City	(213) 645-1524
Newport Beach	(714) 752-6262
Sacramento (Roseville)	(916) 786-6700
San Diego	(619) 560-7030
San Jose	(408) 452-0500
Woodland Hills	(818) 992-4155
<b>CANADA, Ontario,</b>	
Kanata	(613) 592-0060
Willowdale	(416) 224-5193
COLORADO	(303) 741-2900
CONNECTICUT	(203) 264-7800
<b>FLORIDA,</b>	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 776-2001
Orlando (Longwood)	(407) 862-9292
GEORGIA	(404) 449-7920
IDAHO	(208) 377-0393
<b>ILLINOIS,</b>	
Chicago (Itasca)	(708) 773-4422
Naperville	(708) 505-9517
KANSAS	(913) 451-3115
MARYLAND	(301) 381-3790
MASSACHUSETTS	(617) 273-3970
MINNESOTA	(612) 938-0001
<b>NEW JERSEY,</b>	
Cherry Hill	(609) 662-2900
Parsippany	(201) 299-0002
<b>NEW YORK,</b>	
Liverpool	(315) 457-5400
Brewster	(914) 259-8323
Rochester	(716) 272-9020
<b>NORTH CAROLINA</b>	
Harrisburg	(704) 455-1010
Raleigh	(919) 878-8111
<b>OHIO,</b>	
Columbus (Westerville)	(614) 891-6455
Dayton	(513) 439-0268
OREGON	(503) 245-0080
PENNSYLVANIA	(215) 398-8006
<b>TEXAS,</b>	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 376-8084
UTAH	(801) 264-2900

**International**

BELGIUM, Bruxelles	TEL (02) 771-91-42	FAX (02) 762-37-12	TLX 846-61028
FRANCE, Paris	TEL (1) 49-75-10-10	FAX (1) 49-75-10-13	TLX 263282F
<b>GERMANY,</b>			
Hannover area	TEL (0511) 736085	FAX (0511) 721254	TLX 922850
München	TEL (089) 4114-0	FAX (089) 406490	TLX 523883
Stuttgart	TEL (0711) 62 33 77	FAX (0711) 625187	TLX 721882
HONG KONG,	TEL 865-4525	FAX 865-1147	TLX 67955AMDPHX
Wanchai	TEL (02) 3390541	FAX (02) 3533241	TLX 3498000
ITALY, Milan	TEL (02) 3498000	FAX (02) 3498000	TLX 843-315286
<b>JAPAN,</b>			
Atsugi	TEL (0462) 29-8460	FAX (0462) 29-8458	TEL (0462) 47-2911
Kanagawa	TEL (0462) 47-2911	FAX (0462) 47-1729	

**International (Continued)**

Tokyo	TEL (03) 3346-7550	FAX (03) 3342-5196	TLX J24064AMDTKOJ
Osaka	TEL (06) 243-3250	FAX (06) 243-3253	TEL (02) 784-7598
KOREA, Seoul	FAX (02) 784-7598	FAX 822-784-8014	
<b>LATIN AMERICA,</b>			
Ft. Lauderdale	TEL (305) 484-8600	FAX (305) 485-9736	TLX 5109554261 AMDFTL
<b>NORWAY, Hovik</b>			
TEL	(02) 537810	FAX (02) 591959	TLX 79079
<b>SINGAPORE</b>			
TEL	65-3481188	FAX 65-3480161	TLX 55650 AMDMMI
<b>SWEDEN,</b>			
Stockholm	TEL (08) 733 03 50	FAX (08) 733 22 85	TLX 11602
(Sundbyberg)	TEL (02) 7213393	FAX (02) 7723422	TLX 886-2-7122066
<b>TAIWAN</b>			
TEL	(02) 7213393	FAX (02) 7723422	TLX 886-2-7122066
<b>UNITED KINGDOM,</b>			
Manchester area	TEL (0925) 828008	FAX (0925) 827693	TLX 851-628524
(Warrington)	TEL (0483) 740440	FAX (0483) 756196	TLX 851-859103
London area	TEL (0483) 740440	FAX (0483) 756196	TLX 851-859103
(Woking)	TEL (0483) 756196	FAX (0483) 756196	TLX 851-859103

**North American Representatives**

<b>CANADA</b>	
Burnaby, B.C. - DAVETEK MARKETING	(604) 430-3680
Calgary, Alberta - DAVETEK MARKETING	(403) 291-4984
Kanata, Ontario - VITEL ELECTRONICS	(613) 592-9020
Mississauga, Ontario - VITEL ELECTRONICS	(416) 676-9760
Lachine, Quebec - VITEL ELECTRONICS	(514) 636-5951
<b>ILLINOIS</b>	
HEARTLAND TECH MKTG, INC	(312) 577-9222
<b>INDIANA</b>	
Huntington - ELECTRONIC MARKETING CONSULTANTS, INC	(317) 921-3450
Indianapolis - ELECTRONIC MARKETING CONSULTANTS, INC	(317) 921-3450
<b>IOWA</b>	
LORENZ SALES	(319) 377-4666
<b>KANSAS</b>	
Merriam - LORENZ SALES	(913) 469-1312
Wichita - LORENZ SALES	(316) 721-0500
<b>KENTUCKY</b>	
ELECTRONIC MARKETING CONSULTANTS, INC	(317) 921-3452
<b>MICHIGAN</b>	
Birmingham - MIKE RAICK ASSOCIATES	(313) 644-5040
Holland - COM-TEK SALES, INC	(616) 392-7100
Novi - COM-TEK SALES, INC	(313) 344-1409
<b>MINNESOTA</b>	
Mel Foster Tech. Sales, Inc.	(612) 941-9790
<b>MISSOURI</b>	
LORENZ SALES	(314) 997-4558
<b>NEBRASKA</b>	
LORENZ SALES	(402) 475-4660
<b>NEW MEXICO</b>	
THORSON DESERT STATES	(505) 293-8555
<b>NEW YORK</b>	
East Syracuse - NYCOM, INC	(315) 437-8343
Woodbury - COMPONENT CONSULTANTS, INC	(516) 364-8020
<b>OHIO</b>	
Centerville - DOLFUSS ROOT & CO	(513) 433-6776
Columbus - DOLFUSS ROOT & CO	(614) 885-4844
Strongsville - DOLFUSS ROOT & CO	(216) 899-9370
<b>OREGON</b>	
ELECTRA TECHNICAL SALES, INC	(503) 643-5074
<b>PENNSYLVANIA</b>	
RUSSELL F. CLARK CO., INC.	(412) 242-9500
<b>PUERTO RICO</b>	
COMP REP ASSOC, INC	(809) 746-6550
<b>WASHINGTON</b>	
ELECTRA TECHNICAL SALES	(206) 821-7442
<b>WISCONSIN</b>	
HEARTLAND TECH MKTG, INC	(414) 792-0920

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA  
 TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450  
 APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1991 Advanced Micro Devices, Inc.  
 1/25/91  
 WCP-20M-3/91-0 Printed in USA