#### Advance Information

# **AMD 80C287**

80-Bit CMOS Numeric Processor

# Advanced Micro Devices

#### **DISTINCTIVE CHARACTERISTICS**


- Pin compatible and functionally equivalent to the Intel 80287
- High-performance CMOS process yields 10-MHz, 12-MHz, and 16-MHz speed grades
- Available in space-saving 44-pin PLCC as well as 40-pin DIP
- 80-bit numeric accelerator for 80C286 and 80286-based systems
- Compatible with IEEE floating-point standard 754
- Static CMOS design does not require a minimum clock rate, resulting in significantly lower power dissipation
- Performs single-, double-, and extendedprecision floating-point, as well as word, short, and long integer and 18-digit BCD conversions
- Adds trigonometric, logarithmic, exponential, and arithmetic instructions to the 80C286 instruction set

#### **GENERAL DESCRIPTION**

The 80C287 is implemented in AMD's advanced static CMOS process that allows for significantly higher speeds at a much lower power dissipation than traditional NMOS versions or standard CMOS. Functionally equivalent to the Intel 80287, the 80C287 is a high-performance arithmetic processor that expands the 80C286 instruction set with floating-point instructions including transcendentals, and integer and

BCD conversions. The floating-point operations comply with the IEEE Standard 754. The device is available in 8-, 10-, 12-, and 16-MHz speed grades and is provided in 44-pin PLCC and 40-pin DIP packages. When coupled with the 80C286, the 80C287 provides a complete solution for high-performance numeric processing applications.

#### **BLOCK DIAGRAM**




Publication # Rev. Amendment
11671 B /0

#### **CONNECTION DIAGRAM**

DIF

PLCC



### **PIN DESCRIPTION**

#### **BUSY Busy Status** (Output; Active Low)

A LOW level indicates that the 80C287 is currently executing a command.

## CKM Clock Mode Signal (Input)

When CKM is HIGH, the CLK is used directly. When CKM is LOW, CLK is divided by three. This input must be either HIGH or LOW 20 CLK cycles before RESET goes LOW.

#### CLK Clock (Input)

Provides timing for 80C287 operations.

#### CMD, CMD, Command Lines (Input)

CMD, and CMD<sub>o</sub>, along with select inputs, allow the CPU to direct the 80C287 operations. These inputs are timed relative to the read and write strobes.

### D<sub>15</sub>-D<sub>0</sub> Data (Input/Output)

Bidirectional data bus. These inputs are timed relative to the read and write strobes.

## ERROR Error Status (Output; Active Low)

Reflects the error summary status bit of the status word. A LOW level indicates that an unmasked exception condition exists.

## NPRD Numeric Processor Read (Input; Active Low)

A LOW level enables transfer of data from the 80C287. This input may be asynchronous to the 80C287 clock.

#### NPS, NPS, Numeric Processor Selects (input)

Indicates the CPU is transferring data to and from the 80C287. Asserting both signals (NPS, LOW and NPS, HIGH) enables the 80C287 to transfer floating-point data or instructions. No data transfers involving the 80C287 will

occur unless the 80C287 is selected via NPS, and NPS. These inputs are timed relative to the read and write strobes.

## NPWR Numeric Processor Write (Input; Active Low)

A LOW level enables transfer of data from the 80C287. This input may be asynchronous to the 80C287 clock.

# PEACK Processor Extension Acknowledge (Input; Active Low)

A LOW level indicates that the request signal (PEREQ) has been recognized. PEACK causes the request (PEREQ) to be withdrawn when no more transfers are required. PEACK may be asynchronous to the 80C287 clock.

#### PEREQ Processor Extension Request (Output)

A HIGH level indicates that the 80C287 is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, when no more transfers are required.

#### **RESET** System Reset (Input)

Reset causes the 80C287 to immediately terminate its present activity and enter a dormant state. Reset must be HIGH for more than four CLK cycles. For proper initialization the HIGH-LOW transition must occur no sooner than 50  $\mu s$  after  $V_{CC}$  and CLK meet their DC and AC specifications.

# V<sub>CC</sub> +5 V Supply (Input)

# Ves System Ground (Input)


Both pins must be connected to ground.

## **ORDERING INFORMATION**

## **Commodity Products**

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Temperature Range
- b. Package Type
- c. Device Number
- d. Speed Option (if applicable)
- e. Optional Processing



Valid	Combination
	80C287-16
	80C287-12
D, N, P	80C287-10
	80C287-8

#### **Valid Combination**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released valid combinations.

#### SIMPLIFIED FUNCTIONAL DESCRIPTION

The 80C287 is internally divided into two basic processing units; the numeric execution unit, and the bus interface unit as shown in the block diagram. The numeric execution unit performs numeric instructions. The bus interface unit receives and decodes instructions, executes processor control instructions, and requests operands transfers to and from memory. The 80C286 may execute non-numeric instruction concurrently with numeric instruction executed on the 80C287. Synchronization and error recognition occurs when the next numeric instruction is decoded by the 80C286.

### The Numeric Execution Unit

The numeric execution data path is 80 bits wide. All operands are converted to the internal 80-bit format before use. These instructions include arithmetic, transcendental, constant, and data transfer instructions.

#### The Bus Interface Unit

The bus interface unit decodes the ESC instruction executed by the 80C286. The signal BUSY is activated for 80C286/80C287 synchronization and the signal ERROR is activated for error detection. BUSY is activated when an instruction is transferred and deactivated when the instruction completes. ERROR will be asserted if an error has occurred when BUSY is deactivated.

The signals PEREQ, PEACK, NPRD, NPWR, NPS<sub>1</sub>, CMD<sub>0</sub>, CMD<sub>1</sub>, and NPS<sub>2</sub> control data transfers between the 80C287 and the 80C286. The 80C286 performs the actual data transfer with memory.

## The Register Stack

The register stack contains eight 80-bit data registers, organized as a push down stack. Operations are performed on the stack top, between the stack top and another register, or between the stack top and memory.

#### System Configuration with 80C286

A simplified block diagram of the 80C287 interface to a 80C286 CPU is shown in Figure 1. The 80C287 can operate concurrently with the host CPU. The signals PEREQ, PEACK, BUSY, NPRD, NPWR, CMD<sub>0</sub>, and CMD<sub>1</sub> allow the 80C287 to receive instructions and data from the 80C286. Detection of errors are indicated to the CPU by asserting the signal ERROR. The address decode logic, bus control and timing logic is shown in this implementation using AMD PAL® devices but may also be accomplished using standard chip sets.

The 80C287 operates either directly from the CPU clock or with a dedicated clock. The 80C287 functions at two-thirds the frequency of the 80C286 when operating with the CPU clock (i.e., for a 16-MHz 80C286, the 32-MHz clock is divided down to 10.6 MHz).




Figure 1. 80C286/80C287 Simplified System Configuration

11671-003A

# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65 to +150° C
Ambient Temperature Under Bias	55 to +125° C
Supply Voltage to Ground Potential	
Continuous	1.0 to +7.0 V
DC Voltage Applied to Outputs	
for HIGH Output State0. DC Input Voltage DC Output Current, into LOW Outputs	3 V to + V <sub>CC</sub> +0.3 V
DC Input Voltage	0.3 to Vac +0.3 V
DC Output Current, into LOW Outputs	30 mA
DC Input Current	10 to +10 mA
Power Dissipation (max.)	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect devices reliability.

## **OPERATING RANGES**

Commercial (C) Devices
Temperature, Ambient (T <sub>A</sub> )0 to +70°C
(also meets 0 to 100°C Case Temperature (T <sub>c</sub> ) for laptop requirements)
Supply Voltage (V <sub>CC</sub> )

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OH</sub> = -0.4 mA	2.4		٧
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 3 mA	0	0.45	
V <sub>IH</sub>	Guaranteed Input Logical HIGH Voltage (see note below)			2.0	V <sub>CC</sub> +0.5	٧
V <sub>IL</sub>	Guaranteed Input Logical LOW Voltage (see note below)		M	-0.5	0.8	٧
V <sub>IHC</sub>	Clock Input HIGH Voltage CKM = 1	MFO		2.0	V <sub>cc</sub> +1.0	٧
	CKM = 0			3.8	V <sub>CC</sub> +1.0	٧
V <sub>ILC</sub>	Clock Input Low Voltage  CKM = 1  CKM = 0	<b>*</b>		-0.5 -0.5	0.8 0.6	V
l <sub>u</sub>	Input Leakage Current	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			±10	μА
l <sub>ozн</sub>	Off-State (NGH Impedance) Output Ourrein	V <sub>CC</sub> = Max., V <sub>O</sub> = 2	.4 V		10	μА
l <sub>ozL</sub>	Castal (HIGH Impedance) Output Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 0		-10	μА	
Icco	Power Supply Current, Operating	V <sub>cc</sub> = Max. Outputs Unloaded	10 mA/MHz			2
Iccs	Power Supply Current, Static	V <sub>cc</sub> = Max., V <sub>IN</sub> – V		5 mA		

Note: These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).


# SWITCHING CHARACTERISTICS over COMMERCIAL operating range

			80C287-8		
No.	Parameter Description	Test Conditions	Min.	Max.	Unit
1	Clock Period			İ	
	CLM = 1		125	1	ns
	CLM = 0		50	<u> </u>	ns
2	Clock LOW Time				1.0
	CLM = 1		60		
	CLM = 0		68-		ns
3			15	<del></del>	ns
3	Clock HIGH Time		1 History		
	CLM = 1		43	<u> </u>	ns
	CLM = 0	No.	20		ns
4	Clock Rise Time		<u> </u>	10	ns
5	Clock Fall Time	Ange.		10	กร
6	Data Setup to	The second secon			
	NPWR Inactive	The second	75		ns
7	Data Hold from				
	NPWR Inactive	,	18		ns
8	NPWR, NPRD				1,10
•	Active Time	E Sec.	90		
9	Command Valid		30		ns
3	Setup Time			-	
40			0	<del> </del>	ns
10	PEREQ Active to				<b>├</b>
	NPRD Active		130	<u> </u>	ns
	PEACK Active Time		85	ļ	ns
12	PEACK Inactive Time		250		ns
13	PEACK Inactive to	Land.			
	NPRD, NPWR Inactive		40		ns
14	NPRD, NPWR Inactive				
	to PEACK Active		-30		ns
15	Command Valid				- '''
	Hold Time		30		
16	PEACK Active Setup		30_		ns
10		F. 7		<del> </del>	
	to NPRD. NPWR		40		ns
17	NPRD, NPWR to				<u> </u>
	CLK Setup		70		ns
18	NPRD, NPWR CLK Hold		45		ns
19	RESET to CLK Setup		20		ns
20	RESET from CLK Hold		20		ns
21	NPRD Inactive to				
-	Data Float			35	ns
22	NPRD Active to	gia.			113
	Data Valid			60	
22	ERROR Active to			60	ns
23					<del> </del>
	NPWR, Active to BUSY Active		100		ns
24	NPWR, Active to				<b>!</b>
				100	ns
25	PEACK Activedo				L
	PER <b>ÉO: Inactiv</b> e			127	ns
26	NPRD, NPWR Active to				
-	PEREQ Inactive			100	ns
27	Command Inactive Time			100	113
	Write to Write			<b>†</b>	
				<del> </del>	ns
	Read to Read				ns
	Write to Read				ns
	Read to Write			<u> </u>	ns
28	Data Hold from Time			<u> </u>	
	NPRD Inactive			1	ns


# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued)

			80C28	37-10	80C28	37-12	80C2	87-16	]
No.	Parameter Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Uni
1	Clock Period		1		1				
	CLM = 1		100		80		62.5		ns
	CLM = 0		40	<u> </u>	35		30		ns
2	Clock LOW Time							i	···•
-	CLM = 1		62		50	<del> </del>	37	, ,	ns
	CLM = 0		18	<del>!</del>	13	<del>                                     </del>	8	1	1
3			10	<del> </del>	13				ns
3	Clock HIGH Time			<del>!</del>			-	<del> </del>	
	CLM = 1		28	<del>!</del>	22	<del> </del>	17	<del>                                     </del>	ns
	CLM = 0		18		13		12	<del>                                     </del>	ns
4	Clock Rise Time			10	<del> </del>	88	1	4	ns
5	Clock Fall Time			10	<del> </del>	. 8	ļ	4	ns
6	Data Setup to				<del> </del>	<del> </del>	1	-	-
	NPWR Inactive		75		75		60	<del> </del>	ns
7	Data Hold from			!	1				<u> </u>
	NPWR Inactive		18	<del> </del>	10	ļ <u>.                                    </u>	10	ļ	ns
8	NPWR, NPRD			!	`	1	1	1	1
	Active Time		90	1	70	<u> </u>	50		ns
9	Command Valid		Ĺ	, e.,	1	1	<u> </u>		<u> </u>
	Setup Time		0	, A.	0		0	<u> </u>	ns
10	PEREQ Active to					Ì			i
	NPRD Active		100	-	80		62		ns
11	PEACK Active Time		60		50		36		ns
12	PEACK Inactive Time		200	1	160	1	125	1	ns
13	PEACK Inactive to		-	1	100	1	1,50		1
15	NPRD, NPWR Inactive		40	1	32	<del>)</del>	25	†	ns
14	NPRD, NPWR Inactive	**.	1	-	32	<del>                                     </del>	23		113
14	·		ļ			<del> </del>	20	1	+-
4=	to PEACK Active		-30	<del>                                     </del>	-30	1	_30_	<del> </del>	ns
15	Command Valid	**************************************		<del> </del>		<del> </del>		<del> </del>	
	Hold Time		22	-	18	<del> </del>	15	┼	ns
16	PEACK Active Setup			+		<del> </del>			<del> </del>
	to NPRD, NPWR	C. Salaria	40	<del> </del>	30	<del> </del>	30	<del></del>	<u>ns</u>
17	NPRD, NPWR to	A. A.		<del> </del>	1	ļ	-	-	-
	CLK Setup	1	53	<u> </u>	40	·	30	<del> </del>	<u> ns</u>
18	NPRD, NPWR CLK Hold	Derjon	37		29	ļ	22		ns
19	RESET to CLK Setup	42.	20	ļ	20	<u> </u>	20		n
20	RESET from CLK Hold	er vila. Se se constant	20	ļ	20		20		ns
21	NPRD Inactive to	€					1		
	Data Float			21		17		13	<u>l</u> ns
22	NPRD Active to								
				60		50_		40	n:
23	ERROR Active to								
	BUSY Inactive		100		100		100	7	n:
24	NPWR, Active to				1			1	1
4	BUSY Active			100		80		60	n:
25	PEACK Active to			100	1			1	
23	PEREO Inactive			100	<del>                                     </del>	80		60	<del> </del>
26				+ .00	+	1 - 50	+	+ **	n:
26	NPRD NPWR Active to			100	<del> </del>	1 22	+		+
	PEREQ Inactive			100	+	80	+	60_	<b></b> ∩
27	Command Inactive Time		<del></del>	<del> </del>	1	+	+	+	+
	Write to Write		75		60		50	-	<u> </u>
	Read to Read		75		60	ļ	50	<del></del>	n
	Write to Read		75		60	+	50		n
	Read to Write		75		60	<b></b>	50		n
28	Data Hold from Time						1		
	NPRD Inactive		3	1	1		1	1	. n


# **SWITCHING WAVEFORMS**



AC Drive and Measurement Points—CLK Input




AC Setup, Hold and Delay Time Measurement—General




**AC Test Loading on Outputs** 

11959-004

# **SWITCHING WAVEFORMS (continued)**




Read Timing from 80C287



Write Timing from 80C287


A44D 0000

# **SWITCHING WAVEFORMS (continued)**




Data Channel Timing (Initiated by 80C287)

11959-006A



**Error Output Timing** 




CLK, Reset Timing (CKM = 1)


11959-007

NOTE: Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements above are given for testing purposes only, to assure recognition at a specific CLK edge.

# **SWITCHING WAVEFORMS (continued)**




CLK,  $\overline{NPRD}$ ,  $\overline{NPWR}$  Timing (CKM = 1)



CLK, RESET Timing (CKM = 0)

NOTE: Reset must meet timing shown to quarantee known phase of internal + 3 circuit




11959-008A


CLK, NPRD, NPWR Timing (CKM = 0)


# PHYSICAL DIMENSIONS\*

#### **CD 040**



# PHYSICAL DIMENSIONS (continued)







06752D


AMD 800

# PHYSICAL DIMENSIONS (continued)

# PD 040







PID# 06823B