### TENTATIVE DATA 65,536 WORD × 16 BIT DYNAMIC RAM

DESCRIPTION

The TC511665BJ/BZ is the new generation dynamic RAM organized 65,536 words by 16 bits. The TC511665BJ/BZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511665BJ/BZ to be packaged in a standard 40 pin plastic SOJ and 40 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

### **FEATURES**

65,536 word by 16 bit organization

· Fast access time and cycle time

		TC511665BJ/	BZ - 80/ - 10
tRAC	RAS Access Time	80ns	100ns
taa	Column Address Access Time	45ns	55ns
t <sub>CAC</sub>	CAS Access Time	30ns	35ns
t <sub>RC</sub>	Cycle Time	135ns	170ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	55ns	65ns

Single power supply of 5V ±10% with a builtin VBB generator

Low Power 633mW MAX. Operating (TC511665BJ/BZ-80) 495mW MAX. Operating (TC511665BJ/BZ-10) 5.5mW MAX. Standby

Outputs unlatched at cycle end allows twodimensional chip seleciton


Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Write-Per-Bit and Fast Page Mode capability

All inputs and outputs TTL compatible

256 refresh cycles/4ms

TC511665BJ:SOJ40-P-400 Package TC511665BZ:ZIP40-P-475


# PIN CONNECTION (TOP VIEW)



## PIN NAMES

SYMBOL	NAME
A0~A7	Address Inputs
RAS	Row Address Strobe
<u>CAS</u>	Column Address Strobe
WB/WE	Write Per Bit/
WB/WE	Read/Write Input
ŌĔ	Output Enable
W1/101~	Write Selection/
W16/1016	Data Input/Output
Vcc	Power ( + 5V)
Vss	Ground
N.C.	No Connection

### **BLOCK DIAGRAM**



# ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	VIN	-1~7	V	1
Output Voltage	Vout	-1~7	V	1
Power Supply Voltage	Vcc	- 1~7	V	1
Operating Temperature	TOPR	0~70	•c	1
Storage Temperature	T <sub>STG</sub>	- 55~150	•c	1
Soldering Temperature · Time	TSOLDER	260 - 10	*C · sec	1
Power Dissipation	PD	700	mW	1
Short Circuit Output Current	lout	50	mA	1

# RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°c)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Vcc	Supply Voltage	4.5	5.0	5.5	٧	2
VIH	Input High Voltage	2.4	-	6.5	V	2
ViL	input Low Voltage (A0~A7, RAS, CAS, WB/WE, OE)	- 1.0 *1	-	0.8	٧	2
Vii	Input Low Voltage (W1/IO1~W16/IO16)	- 0.5 *2		0.8	V	2

<sup>\*1 -2.5</sup>V at pulse width ≤ 20ns

# DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , $Ta = 0 \sim 70$ °c)

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	NOTE
	OPERATING CURRENT	TC511665BJ/BZ-80	-	+115	mA	3,4,5
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC511665BJ/BZ-10		90	1110	3,4,3
1 <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )		-	2	mA	
	RAS ONLY REFRESH CURRENT	TC511665BJ/BZ-80	-	115	mA.	3,5
<sub>l</sub> CC3	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN. )	TC511665BJ/BZ-10	-	115 90 2 115 90 70 60 1 115 90		
	FAST PAGE MODE CURRENT	TC5116658J/8Z-80	-	70	mA	3, 4, 5
ICC4	Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> MIN.)	TC511665BJ/BZ-10	-	60		3, 4,3
lccs	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)		-	1	mA	
	CAS BEFORE RAS REFRESH CURRENT	TC511665BJ/8Z-80	-	115	mA	3
I <sub>CC</sub> 6	Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: t <sub>RC</sub> = t <sub>RC</sub> MiN. )	TC511665BJ/BZ-10	-	90		
åı (L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤6.5V, All Other Pins Not Under Test=0V	)	- 10	10	μΑ	
lo (L)	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V≤V <sub>OUT</sub> ≤5.5V)			10	μА	
V <sub>ОН</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> = -2.5mA)				V	
Vol	OUTPUT LEVEL Output "L" Level Voitage (I <sub>OUT</sub> = 2.1mA)		-	0.4	\ \	

<sup>\*2 -2.0</sup>V at pulse width≤20ns

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}c)(Notes 6, 7, 8)$ 

SYMBOL	BAGAAAGYED	TC511	6658J/BZ-80	TC5116	65BJ/BZ-10		NOTE
STIMBUL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
t <sub>RC</sub>	Random Read or Write Cycle Time	135		170	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	180	-	225	-	ns	
tpc	Fast Page Mode Cycle Time	55	_	65	_	ns	
tpRMW	Fast Page Mode Read-Modify-Write Cycle Time	100		120	_	ns	
trac	Access Time from RAS	_	80	_	100	ns	9,14,15
tCAC	Access Time from CAS	_	30	-	35	ns	9,14
t <sub>AA</sub>	Access Time from Column Address		45	-	55	ns	9,15
t <sub>CPA</sub>	Access Time from CAS Precharge	_	50	_	60	ns	9
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	_	0	_	ns	9
toff	Output Buffer Turn-off Delay	0	20	0	20	ns	10
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t <sub>RP</sub>	RAS Precharge Time	45	-	60		ns	
t <sub>RAS</sub>	RAS Pulse Width	80	10,000	100	10,000	ns	<del> </del>
trasp	RAS Pulse Width (Fast Page Mode)	80	100,000	100	100,000	ns	<del> </del>
t <sub>RSH</sub>	RAS Hold Time	30	_	35	_	ns	l
t <sub>CSH</sub>	CAS Hold Time	80	† <del></del>	100		ns	<del></del>
t <sub>CAS</sub>	CAS Pulse Width	30	10,000	35	10,000	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	20	50	20	65	ns	14
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	35	15 *	45	ns	15
tcap	CAS to RAS Precharge Time	5	<del></del>	5	_	ns	-
t <sub>CP</sub>	CAS Precharge Time	10		10		ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	_	0		ns	
t <sub>rah</sub>	Row Address Hold Time	10		10	_	ns	
<sup>t</sup> ASC	Column Address Set-Up Time	0	<b> </b>	0	_	ns	-
<sup>1</sup> CAH	Column Address Hold Time	15	-	15	_	ns	
tar	Column Address Hold Time referenced to RAS	55	-	65	-	ns	
TRAL	Column Address to RAS Lead Time	45	_	55	_	ns	
tacs	Read Command Set-Up Time	0	_	0	_	ns	
trch	Read Command Hold Time	0	_	0	_	ns	11
terh	Read Command Hold Time referenced to RAS	0		0		ns	11
twcH	Write Command Hold Time	15	-	15	_	ns	
twck	Write Command Hold Time referenced to RAS	55	-	65	-	ns	
twp	Write Command Pulse Width	15		15	-	ns	
tRWL	Write Command to RAS Lead Time	20	-	20		ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	20	_	20	-	ns	
tos	Data Set-Up Time	0	-	0		ns	12
t <sub>DH</sub>	Data Hold Time	15	_	15		ns	12

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

## (Continued)

		TC5116	65BJ/BZ-80	TC5116658J/BZ-10		11577	NOTE
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT  ns	NOTE
t <sub>DHR</sub>	Data Hold Time referenced to RAS	55	-	65	_	ns	
tref	Refresh Period	-	4		4	ms	
twcs	Write Command Set-UP Time	0	-	0	-	ns	13
<sup>t</sup> CWD	CAS to WE Delay Time	50		65	_	ns	13
t <sub>RWD</sub>	RAS to WE Delay Time	100		130		ns	13
<sup>t</sup> CPWD	CAS Precharge to WE Delay Time (Fast Page Mode)	70	-	90	-	ns	13
t <sub>AWD</sub>	Column Address to WE Delay Time	65		85		ns	13
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5		ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	10	-	10		ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	0	-	0	_	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40		40		ns	
t <sub>ROH</sub>	RAS Hold Time referenced to OE	10	-	10	_	ns	
t <sub>OEA</sub>	OE Access Time	-	25		30	ns	9
t <sub>OED</sub>	OE to Data Delay	10	_	20		nş	
toez	Output Buffer Turn Off Delay Time from OE	0	10	0	20	ns	10
t <sub>OEH</sub>	OE Command Hold Time	10		20	_	ns	
tops	Output Disable Set-Up Time	0		0	-	ns	
twes	Write Per Bit Set-Up Time	0		0		nş	
twen	Write Per Bit Hold Time	10		10		ns	
twos	Write Per Bit Selection Set-Up Time	0		0		ns	
twoH	Write Per Bit Selection Hold Time	10	_	10	_	ns	1


# CAPACITANCE ( $V_{CC} = 5V \pm 10\%$ , f = 1MHz, $T_0 = 0 \sim 70^{\circ}C$ )

SYMBOL	PARAMETER	MIN:	MAX.	UNIT
Ci	Input Capacitance (A0~A7, RAS, CAS, WB/WE, OE)	-	7	рF
C <sub>O</sub>	Input/Output Capacitance (W1/IO1~W16/IO16)	-	7	pF




#### NOTES:


- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the outputs open.
- 5. Column Address can be changed once or less while RAS=VIL and CAS=VIH.
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume tr=5ns.
- V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals.
   Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 9. Measured with a load equivalent to 1 TTL load and 50pF.
- 10. toff (max.) and tofz (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to (WB/) WE leading edge in read-modify-write cycles.
- 13. twcs, tRwD, tcwD, tAwD and tcpwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min.) the cycle is an early write cycle and data out pins will remain open circuit (high impedance) through the entire cycle; If tRWD≥tRWD (min.), tcWD≥tcWD (min.), tAWD≥tAWD (min.) and tcpwD≥tcpwD (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.




## WRITE CYCLE (OE CONTROLLED WRITE)




### READ-MODIFY-WRITE CYCLE




## FAST PAGE MODE READ CYCLE




### FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




### FAST PAGE MODE READ-MODIFY-WRITE CYCLE



### RAS ONLY REFRESH CYCLE




## CAS BEFORE RAS REFRESH CYCLE




Note: DIN, WB/WE, OE, A0~A7="H" or "L" : "H" or "L

# HIDDEN REFRESH CYCLE (READ)



### HIDDEN REFRESH CYCLE (WRITE)



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE RAS trsH tcas CAS PASC COLUMN READ CYCLE tcac WB/WE **t**ROH TOEA. DATA-OUT W1/IO1~W16/IO16 WRITE CYCLE twcs WB/WE W1/101~W16/1016 DATA-IN READ-MODIFY-WRITE CYCLE WB/WE t<sub>OEA</sub> <sup>t</sup>OξD W1/IO1~W16/IO16

- OPEN -

### APPLICATION INFORMATION

#### ADDRESSING

The 16 address bits required to decode 1 of the 65,536 cell locations within the TC511665BJ/BZ are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (RAS), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 8 column address bits into the chip. Each of these signals, RAS and CAS triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the  $\overline{CAS}$  clock sequence are inhibited until the occurrence of a delayed signal derived from the  $\overline{RAS}$  clock chain. The "gated  $\overline{CAS}$ " feature allows the  $\overline{CAS}$  clock to be externally activated as soon as the Row Address Hold Time specification ( $t_{RAH}$ ) has been satisfied and the address inputs have been changed from Row address to Column address information.

#### Data Inputs

A write cycle is performed by bringing (WB/) WE low during the RAS/CAS operation. The falling edge of CAS or (WB/) WE strobes data on (Wi/) IOi into the on-chip data latch. To make use of the write-per-bit capability WB (WE) must be low as RAS falls. In this case data bits to which the write operation is applied can be specified by keeping Wi (/IOi) high with set-up and hold times referenced to the RAS negative transition. For those data bits of Wi (/IOi) that are kept low as RAS falls the write operation is inhibited on the chip. If WB(/WE) is high as RAS falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

#### Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of a standard TTL load. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until CAS is brought low. In a read cycle the outputs go active after the access time interval trac and toea are satisfied.

The outputs become valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The  $\overline{OE}$  controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the  $\overline{OE}$  input is brought to a logical low level, the output buffers are enabled. Both  $\overline{CAS}$  and  $\overline{OE}$  can control the outputs. Thus in a read operation, either  $\overline{OE}$  or  $\overline{CAS}$  returning high forces the outputs into the high impedance state.

#### RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row addresses (A0~A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the ICC3 specification.

### CAS BEFORE RAS REFRESH


CAS before RAS refreshing available on the TC511665BJ/BZ offers an alternate refresh method. If CAS is held on low for the specified period (t<sub>CSR</sub>) before RAS goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

#### FAST PAGE MODE

The "Fast Page Mode" feature of the TC511665BJ/BZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

#### HIDDEN REFRESH

An optional feature of the TC511665BJ/BZ is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period (t<sub>RP</sub>), executing a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC511665BJ/BZ can be tested by "CAS BEFORE RAS REFRESH COUNTER TEST". This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 CAS before RAS cycles as initialization cycles. The test procedure is as follows.

- Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing "CAS BEFORE RAS REFRESH COUNTER TEST (READ-MODIFY-WRITE CYCLE)".

  Repeat this operation 256 times.
- 3 Check "1" out of 256 bits at normal read mode, which was written at 2.
- Wing the same column as ②, read "1" out and write "0" in each cell performing "CAS BEFORE RAS REFRESH COUNTER TEST". Repeat this operation 256 times.
- (5) Check "0" out of 256 bits at normal read mode, which was written at (1).
- ⑤ Perform the above ① to ⑤ to the complement data.

