# Nx586<sup>a</sup> Processor Recognition Application Note

PRELIMINARY INFORMATION

### NexGen, Incorporated.

1623 Buckeye Drive Milpitas, CA 95035

ORDER # 754006-02

#### Copyright © 1994, 1995 by NexGen, Inc.

The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design of NexGen products is provided via nondisclosure agreement ("NDA") on a need to know basis.

The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRANTY OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT.

All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale. THE WARRANTIES AND REMEDIES EXPRESSLY SET FORTH IN SUCH TERMS AND CONDITIONS SHALL BE THE SOLE WARRANTIES AND THE BUYER'S SOLE AND EXCLUSIVE REMEDIES, AND NEXGEN INC. SPECIFICALLY DISCLAIMS ANY AND ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, AGAINST INFRINGEMENT AND OF MERCHANTABILITY. No person is authorized to make any other warranty or representation concerning the performance of the NexGen products. In particular, NexGen's products are not specifically designed, manufactured or intended for sale as components for the planning, design, construction, maintenance, operation or use of any nuclear facility or other ultra-hazardous activity, and neither NexGen nor its suppliers shall have any liability with respect to such use

#### Trademark Acknowledgments

Nx586 is a registered trademark of NexGen, Inc.. NexGen, Nx686, RISC86, NexBus, NxPCI, NxMC, and NxVL are trademarks of NexGen, Inc..

IBM, AT, and PS/2 are registered trademarks of International Business Machines, Inc. Intel is a registered trademark of Intel Corporation. i386, i387, i486 and Pentium are trademarks of Intel Corporation. Tri-state is a registered trademark of National Semiconductor Corporation. VL-Bus is a trademark of Video Electronics Standards Association.

#### **Restricted Rights and Limitations**

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in technical Data and Computer Software clause at 252.2777-7013

## Contents

INTRODUCTION	1
PROCESSOR RECOGNITION	1
RECOGNITION PROGRAM	3
CPUID INSTRUCTION	15

# **List of Figures**

FIGURE 1 FLOW CHART OF PROCESSOR RECOGNITION ROUTINE	2
FIGURE 2 CPUID.ASM	4
FIGURE 3 CPUCLK.ASM	7
FIGURE 4 NXCPU.C	13

# **List Of Tables**

TABLE 1 NEXGEN ONLINE RESOURCES	3
TABLE 2 NEXGEN PROCESSOR SIGNATURES	.16

## Introduction

The NexGen Nx586® processor offers a powerful and affordable alternative to Intel's Pentium<sup>TM</sup> processor. The Nx586 processor is a 5th generation processor with full x86 binary compatibility. In order to properly identify NexGen processors and their features, NexGen is providing software that performs these functions. As the number of alternatives in the x86 market increases it is important for software to be able to identify the features and performance level associated with a given processor.

This application note explains the method for identifying a NexGen processor and its features. It provides a software routine necessary to perform this function. It also explains how this routine and the method it describes can be used by software developers in BIOS code, software applications, and utilities to properly identify current and future NexGen processors.

## **Processor Recognition**

To best leverage existing processor recognition routines and minimize the effort for software developers, the NexGen processor recognition code is designed as an extension of the processor recognition code published by Intel in AP-485, *Intel Processor Identification With the CPUID Instruction Application Note*.

Figure 1 provides a flow chart of the process used to identify different processors. The areas in gray are those added to recognize NexGen processors. Note that there are two code additions to recognize NexGen processors.

The first is for older Nx586 processors. Since all older Nx586s use the same register and flag implementation as the 80386, Intel's recognition code will identify the Nx586 as an 80386. To identify the additional performance and features available, NexGen has developed code to distinguish an Nx586 processor from an 80386. This is done by using the fact that the 80386 and Nx586



Figure 1 Flow Chart Of Processor Recognition Routine

processor affect the ZF flag (bit 6 of EFLAGs) differently as a result of a DIV instruction and specific operands. The Nx586 does not change the value of the ZF flag during the DIV while the 80386 changes the ZF flag according to the result of the execution.

The second piece of code uses the CPUID instruction to determine the type of processor and its features. NexGen supports the CPUID in newer versions of the Nx586 processor. To determine if the CPUID instruction is supported, software must test the ID bit (bit 21) in EFLAGS to determine if its value can be changed. The code example in this application note includes this test. Once the software

determines that the CPUID instruction is available, it can execute this instruction to determine the processor's vendor, family, type, features, and other useful information. The section entitled "CPUID Instruction" describes the functionality of the CPUID instruction.

## **Recognition Program**

The following code examples (Figure 2, Figure 3, and Figure 4) enable software to identify NexGen processors and the features that they support. These routines can be integrated with the recognition routines for other x86 processors to provide a complete solution for processor recognition.

An electronic copy of the code can be obtained from NexGen. The code is available as a self-extracting zip file, CPUID52.EXE. Table 1 provides the paths available for obtaining the code from NexGen.

		file area	filename
BBS	(408)955-1839	Techdesk	CPUID52.EXE
World Wide Web	http://www.nexgen.com	Support Desk	CPUID52.EXE
FTP	ftp.nexgen.com	Techdesk	CPUID52.EXE

Table 1 NexGen Online Resources

Figure 2 contains the file "cpuid.asm". This file contains two routines, "\_get\_nxcpu\_type" and "\_get\_nxfpu", that have been written in assembly language. The "\_get\_nxcpu\_type" routine implements the code necessary to identify NexGen processors. It first checks for the AC bit (bit 18) in EFLAGS. If the AC bit is not writeable, it then tests the ZF FLAG result from the DIV instruction. If the ZF FLAG is unchanged, it is an Nx586 processor.

If during the initial test, the AC bit is found to be writeable, the code immediately tests for the ID bit. If it is writeable, the code executes the CPUID instruction to identify the vendor, family, model, and features associated with the processor.

The "\_get\_nxfpu" routine implements the code necessary to determine if a floating point processor is present when the CPUID instruction is not supported. This routine tests for the presence of the floating point processor by testing the floating point status word.

Figure 3 contains the file "cpuclk.asm". This file contains a single assembly language routine, "\_Nx586\_clock\_rate" that determines the operating frequency for the Nx586 processor. This routine calculates the CPU clock rate by determining the time elapsed to execute a known number of CPU clock cycles. The frequency calculated to the nearest 1/10th MHz and is returned in the AX register as 10 times the number of MHz.

Figure 4 contains the file "nxcpu.c". This file contains the C language program that calls the "\_get\_nxcpu\_type" and "\_get\_nxfpu" routines to identify the type of processor and determine the presence of the numeric processor. It then prints the results to the screen. In addition, the program calls "\_Nx586\_clock\_rate" to determine the processor's operating frequency and display this information on the screen. Finally, if the CPUID instruction is available, this routine displays the vendor identification string, the processor signature (family, model, and stepping), and the feature flags.

page ,	2 *****	* * * * *
<pre>, , , , ,     NexGen, Ii ,     1623 Bucke ,     Milpitas, ,     Phone: (40 , , </pre>	<pre>Drive 9 Drive 4 95035 435-0202 **********************************</pre>	****
;********	. * * * * * * * * * * * * * * * * * * *	* * * * *
; File: cpuid ; Revisi ;	sm : 1.0	
; This sample ; "_get_nxcpu ; in the data	le contains two routines: "_get_nxcpu_type" and "_get_nx pe" identifies NexGen's processor and saves CPU informat gment, and "_get_nxfpu" tests if FPU is present.	fpu". ion
, ;***********	************	* * * * *
DOSSEG .model small .386		
CPU_ID macro db endm	fh, 0a2h	
NONE	equ 0	

#### Figure 2 CPUID.ASM

#### Nx586 Processor Recognition

PRELIMINARY

```
Nx586
                      5
               equ
UNKNOWN
               equ
                      0
.data
       public _nxcpu
public _cputype
       public _cpuid_flag
public _vendor_id
public _cpu_signature
       public __features_ecx
public __features_edx
public __features_ebx
public __nxfpu
_nxcpu
              db
                                             ;default to none
                      NONE
              db
                      UNKNOWN
                                             ;default to unknown
_cputype
                     NONE
_cpuid_flag db
                                             ;default to no CPUID
                      "*********
              db
_vendor_id
_cpu_signature dd
                      0
_features_ecx dd
                      0
_features_edx dd
                      0
_features_ebx dd
                      0
_nxfpu db
fp_status dw
NexGen_id db
                      NONE
                                             ;default to none
                      0
                       "NexGenDriven"
.code
; _get_nxcpu_type
       This routine identifies NexGen's processor type in following steps:
;
       if (no AC flag) {
                              //current Nx586 does not support AC flag
;
               set ZF=1;
               execute DIV to result a none zero value;
;
               if (ZF=0) { //ZF is changed
;
                      not a NexGen processor;
;
                       exit;
                              //Nx586 does not change ZF on DIV instruction
               } else {
;
                       if (ID bit not writeable) {
;
                              CPU is Nx586 with no CPUID support
                       } else {
                                            //Nx586 with CPUID support
;
                              execute CPUID instruction;
;
                              save CPU information;
;
                       }
;
       } else {
;
;
               if (ID bit not writeable) {
                      not a NexGen processor;
               } else {
                             //NexGen future processors support CPUID
;
                       execute CPUID instruction;
;
                      save CPU information;
;
               }
;
       }
;
;
public _get_nxcpu_type
_get_nxcpu_type
                     proc
                            near
              byte ptr _nxcpu, PRESENT ; default to present
       mov
; test AC bit on EFLAGS register
                       ; save the current stack pointer
; align the stack to avoid AC fault
              bx,sp
       mov
               sp,not 3
       and
       pushfd
                              ;
       pop
                              ; get the original EFLAGS
               eax
               ecx,eax ; save the original EFLAGS
eax,40000h ; flip AC bit in EFLAGS
eax ; save for EFLAGS
               ecx,eax
       mov
       xor
       push
               eax
       popfd
                              ; copy it to EFLAGS
       pushfd
                              ; get the new EFLAGS value
       pop
              eax
              sp,bx
                              ; restore stack pointer
       mov
       xor
               eax,ecx
                              ; if the AC bit is unchanged
               test_zf
                                     goto second step
       je
                              ;
```

#### Nx586 Processor Recognition

ORDER # 754006-02

nx\_future\_cpu jmp test\_zf: ; test ZF on DIV instruction ax,5555h ; init AX with a non-zero value dx,dx ; set ZF=1 mov xor cx,2 mov cx ; Nx586 processor does not modify ZF on DIV not\_nx\_cpu ; not a NexGen processor if ZF=0 (modified) div jnz test\_cpuid: ; test if CPUID instruction is available ; new Nx586 or future CPU supports CPUID instruction pushfd ; get EFLAGs pop eax ecx,eax ; save it eax,200000h ; modify ID bit mov xor push eax popfd ; save it in new EFLAGS pushfd ; get new EFLAGS eax ; eax,ecx ; is ID bit changed? pop xor cpuid\_present ; yes jnz byte ptr \_cputype,Nx586 mov ; no, current Nx586 cpuid\_exit ; stop testing jz nx future cpu: ; all NexGen's future processors feature a CPUID instruction eax,ecx ; get original EFLAGS
eax,200000h ; modify ID bit mov xor push eax ; save it in new EFLAGS popfd pushfd ; get new EFLAGS ; ; is ID bit changed? pop eax eax,ecx xor not\_nx\_cpu ; no, not a NexGen processor jz cpuid\_present: ; execute CPUID instruction to get vendor name, stepping and feature info xor eax,eax CPU\_ID dword ptr \_vendor\_id,ebx
dword ptr \_vendor\_id[+4],edx mov mov mov dword ptr \_vendor\_id[+8],ecx bx,ds mov mov es,bx si, offset \_vendor\_id mov di,offset NexGen\_id mov mov cx,12 cld repe cmpsb ; compare vendor ID string not\_nx\_cpu ine mov byte ptr \_cpuid\_flag, PRESENT ; check highest level cmp eax,1 cpuid\_exit jl mov eax,1 CPU\_ID \_cpu\_signature,eax mov mov \_features\_ecx,ecx \_features\_edx,edx mov \_features\_ebx,ebx mov shr eax,8 and al,0fh \_cputype,al mov cpuid\_exit jmp not\_nx\_cpu: byte ptr \_nxcpu,NONE mov cpuid\_exit:

#### NexGen

ret \_get\_nxcpu\_type endp ; \_get\_nxfpu This procedure identifies NexGen's floating point processor by ; ; testing the floating point status word. public \_get\_nxfpu \_get\_nxfpu proc near \_nxfpu, PRESENT ; default to present mov fninit ; reset fpu status word mov fp\_status,0aa55h fnstsw fp\_status mov ax,fp\_status cmp al,0 je nxfpu\_end \_nxfpu, NONE mov nxfpu\_end: ret \_get\_nxfpu endp

end

#### Figure 3 CPUCLK.ASM

```
page ,132
;******
      *******
  NexGen, Inc.
;
   1623 Buckeye Drive
;
;
  Milpitas, CA 95035
   Phone: (408)435-0202
;
; File: cpuclk.asm
     Revision: 1.0
;
; This file contains a "C" callable routine:
      1) _Nx586_clock_rate returns CPU clock rate in MHz*10 unit.
;
        (i.e. A value of 600 means 60.0 MHz)
; The routine returns the result in AX register. You need to declare
; the function prototypes in the C program as:
     extern unsigned _Nx586_clock_rate (void);
; The _Nx586_clock_rate returns the clock rate in MHz*10 unit.;
; Notice: these routines are coded for SMALL memory model.
; You have to change the .MODEL directive if your C program is using
; a different memory model. For example, the following directive will
; make routines callable from a C program in the LARGE memory model.
      .MODEL LARGE, C
; To assemble this file into an object file if you are using Microsoft
; Assembler (5.10 or later), type this command:
;
     masm cpuclk;
;
;
```

#### **Nx586 Processor Recognition**

ORDER # 754006-02

; If you are using Borland Turbo Assembler, type this command: tasm cpuclk; ; ; ; Revision History: 1.0 - initial release : .MODEL small .386p .DATA clkcnt dw 16 dup (0) .CODE ; \_Nx586\_clock\_rate This routine calculates the CPU clock rate by reading the time ; elapsed on a known number of CPU clock cycles. The total number of ; clock cycles is obtained from the cycle number defference of two ; instruction loops; a long cycle loop (DIV EBX) and a short cycle loop ; (DIV BX). The time elapsed on executing these number of cycles is ; the time difference of the long and short loop. This routine gets the time difference of the two cycle loops for ; five times, and calculates their average. Then, the routine computes ; the CPU clock rate in MHz\*100 unit, rounds off the last digit, and ; return the clock rate in MHz\*10 unit. The calling program (C program) ; has to convert it to MHz unit. ; Input: none ; Output: AX = clock rate in MHz\*10 unit PUBLIC \_Nx586\_clock\_rate \_Nx586\_clock\_rate PROC push ds push es mov ax,@data mov ds,ax mov es,ax ASSUME DS:@data mov ; execute sub-routine once to make sure cx,1 ; cache hit ; a dummy call to clock routine xor al,al getclk call mov di, offset clkcnt cld ; run clock detection for 5 times mov cx,5 nextcount: push cx ; perform 400 short delay loops (DIV BX) ; select short oveler loops ; for each time: cx,400 mov select short cycle loop al,1 mov call getclk ; get timer tic mov bx,ax ; save it ; perform 400 long delay loops (DIV EBX) cx,400 mov xor al,al ; select long cycle loop call getclk ; get timer tic ; calculate time difference of the two loops sub ax,bx stosw ; save it pop cx loop nextcount xor dx.dx ; init DX:AX xor ax,ax mov cx,5 si,offset clkcnt mov totalcount:

; sum the total time difference in DX:AX

#### 8

PRELIMINARY

```
add
              ax,[si]
       adc
              dx,+0
              si
       inc
       inc
              si
       loop
              totalcount
                           ; calculate average time difference of
       mov
             bx,5
       div
                            ; each loop
              bx
                           ; calculate clock rate in MHz*100 unit
              bx,ax
       mov
              ax,64000
       mov
                           ; freq=(total cycle/time elapsed)*100
                                =(("DIV EBX" clock - "DIV BX" clock)*100
       mov
              cx,1193
                           ;
             dx,dx
                                  *400 loops)/(time difference/1.193 MHz)
       xor
                            ;
                                 *100
       mul
              CX
                            ;
                                =((34-18)*100*400/(timer difference/
       div
              bx
                           ;
                                 1193000))*100
                            ;
                                 =64000*1193/time difference
                            ;
              dx,dx
       xor
       add
              ax,5
                           ; round off the last digit
             dx,+0
       adc
             bx,10
                           ; disgard the last digit
       mov
       div
             bx
                            ; return clock rate in MHz*10 unit
       pop
              es
              ds
       qoq
       ret
_Nx586_clock_rate
                     ENDP
; Getclk
      Get timer tics after executing one of two clock loops. The long
; clock loop performs 100 "DIV EBX" instructions, and the short clock
; loop executes 100 "DIV BX" instructions. A loop count is passed through
; CX register to extend the total delay time.
       The time tics returned from long and short clock loops can be used
; for clock rate calculation. The time difference of two clock loops is
 exactly same as the total cycle difference of the two loops. The total
; cycle difference is:
              (34-18)*100*loopcount
; The Nx586 processor uses 34 cycles to execute "DIV EBX" instruction, and ; uses 18 cycles to execute "DIV BX" instruction.
; Input: CX = loop count
       AL = 0 to select long clock loop
           = 1 to select short clock loop
; Output: AX = timer tic from timer 2
getclk PROC
             NEAR
       push
              si
       push
              di
       push
              bx
       push
              dx
       mov
              bl,al
                          ; save cycle loop selection
       xor
              dx,dx
                           ; get current value from port 61h
       in
              al,61h
              al,0FCh
                            ; disable Gate2 and Speaker Data
       and
       out
              61h,al
              al,0B4h
       mov
                            ; program timer 2 with mode 2 (rate generator)
              43h,al
       out
       mov
              al,Offh
                           ; init timer 2 starting count
       out
              42h,al
                           ; write LSB
              42h,al
                           ; then MSB
       out
              al,61h
                           ; read port 61h again
       in
                           ; save this value for later use (to disarm
             di,ax
       mov
                            ; timer 2
       or
              al,1
                            ; enable timer 2 by enabling Gate2
```

;

#### Nx586 Processor Recognition

cmp	bl,0	; check which loop to perform
je	long_loop	
jmp	short_loop	
long_loop:		
cli		; disable interrupt
out	61h,al	; arm timer 2
mov	ebx,2	; set divisor to a simple value
xor	edx,edx	; init EDX:EAX
xor	eax,eax	; NOTE: the time spent on instructions after
		; will be eliminated by calculating the
		; time difference of two cycle loops (see
		; short loop below)
next long:		
div	ebx	; perform "DIV EBX" for 100 times
div	ebx	-
div	ebx	
aiv	eby	
div	ehx	
div	ebx	

div	ebx	
div	ebx	
dec	cx -	
jnz	next_long	
Jmp	end_loop	
snort_loop:		; select short cycle loop
CII	(1). 1	, disable interrupts
out	olfi,al	, arm timer 2
lliov	ebx,z	, init divisor to a simple value
xor	eax,eax	; init EDX:EAX
xor	eax,eax	, these three instructions are exactly same
nort chort.		, the ones used in the long cycle loop
next_snort.	br	: porform "DIV DV" for 100 times
div	bx	, periorm DIV BX for roo cimes
div	br	
div	DX br	
div	DX br	
div	DX br	
div	bx	
div	bx	
div	by	
div	by	
div	by	
div	bx	

44	17	hx
<b></b>	•	1-
	v	DX
di	v	bx
44	17	hv
	v	
dı	v	bx
di	v	bx
	•	1.
αı	v	bх
di	v	bx
44		hr
JΤ	v	DX
di	v	bx
44	17	hv
	v	DA 1
dı	v	bx
ίŀ	v	bx
	•	1.
<b>1</b> 1	v	DX
di	v	bx
4		hrr
11	v	DX
di	v	bx
44	37	hv
	v	DA 1
dı	v	bx
ίŀ	v	bx
		1
<b>1</b> 1	v	DX
di	v	bx
4		hrr
μ	v	DX
di	v	bx
44	17	h∵
11	v	DX
di	v	bx
44	17	hv
11	v	DX
di	v	bx
44	37	hv
	v	
di	v	bx
ιŀ	77	hy
	v	
di	v	bx
44	37	hv
	v	DA 1
dı	v	bx
ίŀ	v	bx
	•	1
αı	v	bх
ίŀ	v	bx
	•	1
αı	v	bх
di	v	bx
		1
<b>1</b> 1	v	DX
di	v	bx
4		hr
11	v	DX
di	v	bx
44		-
	37	hv
	v	bx
di	v v	bx bx
di di	v v	bx bx bx
di di	v v v	bx bx bx
di di di	v v v v	bx bx bx bx bx
di di di di	V V V V V	bx bx bx bx bx bx
di di di di	v v v v v	bx bx bx bx bx bx
di di di di di	v v v v v v	bx bx bx bx bx bx bx
di di di di di di	v v v v v v v	bx bx bx bx bx bx bx bx
	V V V V V V V	bx bx bx bx bx bx bx bx bx
	v v v v v v v v	bx bx bx bx bx bx bx bx bx
di di di di di di di	V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx
di di di di di di di	V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx
	V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx
	V V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx bx bx
di di di di di di di di di	V V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	V V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx bx bx
	V V V V V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	V V V V V V V V V V V V V V V V V V V	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	v v v v v v v v v v v v v v v v v v v	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	bx bx bx bx bx bx bx bx bx bx bx bx bx b
	v v v v v v v v v v v v v v v v v v v	bx bx bx bx bx bx bx bx bx bx bx bx bx b

div

bx

### Nx586 Processor Recognition PRELIMINARY

### NexGen

	div div div div div div	bx bx bx bx bx bx bx		
end loc	dec jnz jmp nop nop	cx next_short end_loop	; same JMP instruction as the one used in the ; long loop	
	mov out sti in xchg neg	ax,di 61h,al ah,al al,42h ah,al ah,al ax	<pre>; retrieve saved value for port 61h ; disarm timer 2 ; enable interrupt ; read LSB from timer 2 ; read MSB ; total count elasped</pre>	
	рор рор рор	dx bx di si		
getclk	ret ENDP END			

#### Figure 4 NXCPU.C

```
//
11
   NexGen, Inc.
11
  1623 Buckeye Drive
   Milpitas, CA 95035
11
   Phone: (408)435-0202
11
11
// File: nxcpu.c
// Revision: 1.0
11
// This sample C program identifies Nx586 processor and prints its information
// according to the data saved by the external procedures "get_nxcpu_type",
// "get_nxfpu", and "cpuclk". If the CPUID instruction is available, the
// vendor ID, family ID, stepping number and features supported will be
// displayed.
11
// The first two external functions can be found in CPUID.ASM. The
// CPUID.ASM is assembled in SMALL model, and should be linked with this
// program.
11
// The third routine, "Nx586_clock_rate", is found in CPUCLK.ASM. It should
// also be assembled in SMALL model, and linked with this program.
11
// Revision History:
     1.0 - initial release
11
11
```

#include <stdio.h>

extern char nxcpu;

```
extern char cputype;
extern char cpuid_flag;
extern unsigned long cpu_signature;
extern unsigned long features_ecx;
extern unsigned long features_edx;
extern unsigned long features_ebx;
extern char nxfpu;
extern void get_nxcpu_type(void);
extern void get_nxfpu(void);
extern int Nx586_clock_rate(void);
void main (void)
{
       get_nxcpu_type();
       get_nxfpu();
       print_cpu_info();
}
print_cpu_info()
ł
       if (!nxcpu) {
              printf ("This system does not have a NexGen processor.\n");
              exit(-1);
       }
       printf ("This system has an ");
       switch (cputype) {
              case 5:
                 printf ("Nx586[R] processor ");
                 if (nxfpu)
                     printf ("and a floating point processor");
                 printf ("\n");
                         printf
                                   ("\nProcessor
                                                  running at %d MHz\n",
(int)Nx586_clock_rate()/10);
                 printf ("\n");
                 if (cpuid_flag)
                                                  //print more CPU information
                     print_id_info();
                 break;
               default:
                   //reserved for future expansion
                 break;
       }
}
print_id_info()
ł
       printf ("Vendor ID: NexGenDriven\n");
       printf ("Processor Family: %x\n",(char)((cpu_signature>>8) & 0xff));
       printf ("Stepping: %x\n",(char)(cpu_signature & 0xf));
       printf ("Feature Flags: %x\n",(char)(features_edx & 1));
}
```

## **CPUID** Instruction

The CPUID instruction is an application level instruction that software can execute to identify the processor and its feature set. It can be executed from any privilege level. Software can use this information to tune functionality for the specific processor and its features.

Not all processors implement the CPUID instruction. Before executing the instruction, software should first test to see if the instruction exists. Existence of the CPUID instruction is indicated by the ID bit (21) in the EFLAGS register. If this bit is writeable, the CPUID instruction exists.

**Opcode**: 0F A2 Input: EAX **Output:** EAX, EBX, ECX, EDX Function: EAX = 0: EAX = Highest input value recognized by CPUID instruction EBX, EDX, ECX = Vendor identification string EAX = 1: EAX = Processor signature EBX = ReservedECX = ReservedEDX = Feature flags EAX > 1: EAX = UndefinedEBX = UndefinedECX = UndefinedEDX = Undefined

### **Highest Input Value:**

The highest input value recognized by the CPUID instruction in the Nx586 or Nx686 is 1. If an input value greater than 1 is used the values returned in EAX, EBX, ECX, and EDX are undefined. Future processors may implement higher values and the results returned by these values will be defined at that time.

### **Vendor Identification String:**

The vendor identification string identifies NexGen as the vendor for the CPU. It does so by returning "NexGenDriven" in the EBX, EDX, and ECX registers.

EBX = 4778654Eh (GxeN)

EDX = 72446E65h (rDne)

ECX = 6E657669h (nevi)

### **Processor Signature:**

The processor signature identifies the specific CPU by providing information regarding its type, family, model, and stepping revision. The information is formatted as follows:

EAX[0:3] = Stepping Revision EAX[4:7] = CPU ModelEAX[8:11] = CPU FamilyEAX[12:31] = Reserved

### **Feature Flags:**

The feature flags indicate the existence or presence of specific features. In most cases a "1" indicates the feature is present. The following is an explanation of the feature flags currently defined. Reserved bits will be used in the future for new features as they are added.

EDX[0] = Floating Point Unit (1 indicates floating point unit ispresent, 0 indicates no floating point unit)

EDX[1:31] = Reserved

Note: All registers and bits marked "Reserved" should return 0.

Table 2 NexGen Processor Signatures

CPU Family	CPU Model	Stepping Revision <sup>1</sup>	Description
0101	0000	xxxx	Nx586 Processor
0110	0000	xxxx	Nx686 Processor

Notes:

16

### NexGen

1. Contact NexGen for specific stepping revision information.