NEC Electronics Inc. PRELIMINARY INFORMATION

## 16.BITMIGROPR.

## Description

The $\mu$ PD70108 (V20) is a CMOS 16-bit microprocessor with internal 16 -bit architecture and an 8 -bit external data bus. The $\mu$ PD70108 instruction set is a superset of the $\mu$ PD8086/8088; however, mnemonics and execution times are different. The $\mu$ PD70108 additionally has a powerful instruction set including bit processing, packed BCD operations, and high-speed multiplication/ division operations. The $\mu$ PD70108 can also emulate the functions of an 8080 and comes with a standby mode that significantly reduces power consumption. It is software-compatible with the $\mu$ PD70116 16-bit microprocessor.

## Features

$\square$ Minimum instruction execution time:
250 ns (at 8 MHz )
$\square$ Maximum addressable memory: 1 Mbytes
$\square$ Abundant memory addressing modes
$\square 14 \times 16$-bit register set
$\square 101$ instructions
$\square$ Instruction set is a superset of $\mu$ PD8086/8088 instruction set
$\square$ Bit, byte, word, and block operationsBit field operation instructionsPacked BCD operation instructionsMultiplication/division instructions execution time: $4 \mu \mathrm{~s}$ to $6 \mu \mathrm{~s}$ (at 8 MHz )
$\square$ High-speed block transfer instructions: 1 Mbytes/s (at 8 MHz )
$\square$ High-speed calculation of effective addresses:
2 clock cycles in any addressing modeMaskable (INT) and nonmaskable (NMI) interrupt inputs
IEEE-796 bus compatible interface
8080 emulation functions
$\square$ CMOS technology
$\square$ Low power consumption
$\square$ Standby function
$\square$ Single power supply
$\square 5 \mathrm{MHz}$ or 8 MHz clock

## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD70108C-5 | 40 -pin plastic DIP | 5 MHz |
| $\mu$ PD70108C-8 | 40 -pin plastic DIP | 8 MHz |
| $\mu$ PD70108D-5 | 40 -pin ceramic DIP | 5 MHz |
| $\mu$ PD70108D-8 | 40 -pin ceramic DIP | 8 MHz |
| $\mu$ PD70108G-5 | 52 -pin flat pack | 5 MHz |
| $\mu$ PD70108G-8 | 52 -pin flat pack | 8 MHz |



## Pin Functions

Some pins of the $\mu$ PD70108 have different functions according to whether the microprocessor $\cdots$, sed in a small- or large-scale system. Other pins :-...ition the same way in either type of system.

## $\mathbf{A}_{15}$ - $\mathbf{A}_{8}$ [Address Bus]

For small- and large-scale systems.
The CPU uses these pins to output the middle 8 bits of the 20 -bit address data. They are three-state output and become high impedance during hold acknowledge.

## $A D_{7}-A D_{0}$ [Address/Data Bus]

For small- and large-scale systems.
Théc.CPU uses these pins as the time-multiplexed address and data bus. When high, an AD bit is a one; when low, an AD bit is a zero. This bus contains the lower 8 bits of the 20 -bit address during T1 of the bus cycle and is used as an 8-bit data bus during T2; T3, and T4 of the bus cycle.
Sixteen-bit data $1 / O$ is performed in two steps. The low byte is sent first, followed by the high byte. The address/data bus is a three-state bus and can be at a high orlowevel during standby mode. The bus will be high impedance during hold and interrupt acknowledge.
.am


## Pin Identification

| No. | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | IC* |  | Internally connected |
| 2-8 | $\mathrm{A}_{14}-\mathrm{A}_{8}$ | Out | Address bus, middle bits |
| 9-16 | $A D_{7}-A D_{0}$ | In/Out | Address/data bus |
| 17 | NMI | In | Nonmaskable interrupt input |
| 18 | INT | In | Maskable interrupt input |
| 19 | CLK | In | Clock input |
| 20 | GND |  | Ground potential |
| 21 | RESET | In | Reset input |
| 22 | READY | In | Ready input |
| 23 | $\overline{\text { POLL }}$ | In | Poll input |
| 24 | $\overline{\text { INTAK }}\left(\mathrm{QS}_{1}\right)$ | Out | Interrupt acknowledge output (queue status bit 1 output) |
| 25 | ASTB ( $\mathrm{QS}_{0}$ ) | Out | Address strobe output (queue status bit 0 output) |
| 26 | $\overline{\text { BUFEN }}\left(\mathrm{BS}_{0}\right)$ | Out | Buffer enable output (bus status bit 0 output) |
| 27 | BUF̄̄/W ( $\mathrm{BS}_{1}$ ) | Out | Buffer read/write output (bus status bit 1 output) |
| 28 | $10 / \overline{\mathrm{M}}\left(\mathrm{BS}_{2}\right)$ | Out | Access is I/O or memory (bus status bit 2 output) |
| 29 | $\overline{\text { WR }} \overline{\text { (BUSLOCK) }}$ | Out | Write strobe output (bus lock output) |
| 30 | HLDAK ( $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{1}$ ) | $\begin{gathered} \text { Out } \\ \text { (In/Out) } \end{gathered}$ | Holdacknowledgeoutput, (bus hold request input/ acknowledge output 1) |
| 31 | HLDRQ ( $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{0}$ ) | $\underset{\substack{\text { In } \\ \text { (ln/Out }}}{ }$ | Hold request input (bus hold request input/ acknowledge output 0 ) |
| 32 | $\overline{\mathrm{RD}}$ | Out | Read strobe output |
| 33 | S/I'LG | In | Small-scale/large-scale system input |
| 34 | $\mathrm{LBS}_{0}(\mathrm{HIGH})$ | Out | Latched bus status output 0 (always high in large-scale systems) |
| 35-38 | $\begin{aligned} & \mathrm{A}_{19} / \mathrm{PS}_{3}- \\ & \mathrm{A}_{16} / \mathrm{PS}_{0} \end{aligned}$ | Out | Address bus, high bits or processor status output |
| 39 | $\mathrm{A}_{15}$ | Out | Address bus, bit 15 |
| 40 | $V_{D D}$ |  | Power supply |

## Notes: * IC should be connected to ground.

Where pins have different functions in small- and largescale systems, the large-scale system pin symbol and function are in parentheses.
Unused input pins should be tied to ground or $V_{D D}$ to minimize power dissipation and prevent the flow of potentially harmful currents.

## NMI [Nonmaskable Interrupt]

For small- and large-scale systems.
This pin is used to input nonmaskable interrupt requests. NMI cannot be masked by software. This input is positive edge triggered and can be sensed during any clock cycle. Actual interrupt processing begins, however, after completion of the instruction in progress.
The contents of interrupt vector 2 determine the starting address for the interrupt-servicing routine. Note that a hold request will be accepted even during NMI acknowledge.
This interrupt will cause the $\mu$ PD70108 to exit the standby mode.

## INT [Maskable Interrupt]

For small- and large-scale systems.
This pin is an interrupt request that can be masked by software.
INT is active high level and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag IE is set). The CPU outputs the INTAK signal to inform external devices that the interrupt request has been granted.
If NMI and INT interrupts occur at the same time, NMI has higher priority than INT and INT cannot be accepted. A hold request will be accepted during INT acknowledge.
This interrupt causes the $\mu$ PD70108 to exit the standby mode.

## CLK [Clock]

For small- and large-scale systems.
This pin is used for external clock input.
RESET [Reset]
For small- and large-scale'systems.
This pin is used for the CPU reset signal. It is an active high level. Input of this signal has priority over all other operations. After the reset signal input returns to a low level, the CPU begins execution of the program starting at address FFFFOH.
In addition to causing normal CPU start, RESET input will cause the $\mu$ PD70108 to exit the standby mode.

## READY [Ready]

For small- and large-scale systems.
When the memory or I/O device being accessed cannot complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low level) and requesting a read/write cycle delay.
If the READY signal is active (high level) during either the T3 or Tw state, the CPU will not generate a wait state.
$\overline{\text { POLL [Poll] }}$
For small- and large-scale systems.
The CPU checks this input upon execution of the $\overline{P O L L}$ instruction. If the input is low, then execution continues. If the input is high, the CPU will check the POLL input every five clock cycles until the input becomes low again.
The $\overline{\text { POLL }}$ and READY functions are used to synchronize CPU program execution with the operation of external devices.

## RD [Read Strobe]

For small- and large-scale systems.
The CPU outputs this strobe signal during data read from an I/O device or memory. The IO/M signal is used to select between I/O and memory. The signal's output is three state and becomes high impedance during hold acknowledge.

## S/LG [Small/Large]

For small- and large-scale systems.
This signal determines the operation mode of the CPU. This signal is fixed at either a high or low level. When this signal is a high level, the CPU will operate in smallscale system mode, and when low, in the large-scale system mode. A small-scale system will have at most one bus master such as a DMA controller device on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.
Pins 24 to 31 and pin 34 function differently depending on the operating mode of the CPU. Separate nomenclature is adopted for these signals in the two operation modes.

| Pin No. | Function |  |
| :---: | :---: | :---: |
|  | S/Lİ-high | S/[/E-low |
| 24 | $\overline{\text { INTAK }}$ | QS 1 |
| 25 | ASTB | QS 0 |
| 26 | $\overline{\text { BUFEN }}$ | $\mathrm{BS}_{0}$ |
| 27 | BUF $\overline{\mathrm{R}} / \mathrm{W}$ | $\mathrm{BS}_{1}$ |
| 28 | $10 / \bar{M}$ | $\mathrm{BS}_{2}$ |
| 29 | $\overline{W R}$ | BUSLOCK |
| 30 | HLDAK | $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{1}$ |
| 31 | HLDRQ | $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{0}$ |
| 34 | LBS 0 | Always high |

## INTAK [Interrupt Acknowledge]

For small-scale systems.
The CPU generates the $\overline{\mathrm{INTAK}}$ signal low when it accepts an INT signal.
The interrupting device synchronizes with this signal and outputs the interrupt vector to the CPU via the data bus ( $A D_{7}-A D_{0}$ ).

## ASTB [Address Strobe]

For small-scale systems.
The CPU outputs this strobe signal to latch address information at an external latch.

## BUFEN [Buffer Enable]

For small-scale systems.
This is used as the output enable signal for an external bidirectional buffer. The CPU generates this signal during data transfer operations with external memory or I/O devices or during input of an interrupt vector.

## BUF $\overline{\mathbf{R}} / \mathbf{W}$ [Buffer Read/Write]

For small-scale systems.
The output of this signal determines the direction of data transfer with an external bidirectional buffer. A high output causes transmission from the CPU to the external device; a low signal causes data transfer from the external device to the CPU.

## IO/M [IO/Memory]

For small-scale systems.
The CPU generates this signal to specify either I/O access or memory access. A high-level output specifies I/O and a low-level signal specifies memory.
IO/M's output is three state and becomes high impedance during hold acknowledge.

## WR [Write Strobe]

For small-scale systems.
The CPU generates this strobe signal during data write to an I/O device or memory. Selection of either I/O or memory is performed by the $10 / \mathrm{M}$ signal.
WR's output is three state and becomes high impedance during hold acknowledge.

## HLDAK [Hold Acknowledge]

For small-scale systems.
The HLDAK signal is used to indicate that the CPU accepts the hold request signal (HLDRQ). When this signal is a high level, the address bus, address/data bus, and the control lines become high impedance.

## HLDRQ [Hold Request]

## For small-scale systems.

This input signal is used by external devices to request the CPU to release the address bus, address/data bus, and the control bus.

## LBS $_{0}$ [Latched Bus Status 0]

For small-scale systems.
The CPU uses this signal along with the $10 / \bar{M}$ and $B U F \bar{R} / W$ signals to inform an external device what the current bus cycle is.

| $\mathbf{1 0} / \overline{\mathbf{m}}$ | BUFR $/ \overline{\mathbf{W}}$ | LBS $_{\mathbf{0}}$ | Bus Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Program fetch |
| 0 | 0 | 1 | Memory read |
| 0 | 1 | 0 | Memory write |
| 0 | 1 | 1 | Passive state |
| 1 | 0 | 0 | Interrupt acknowledge |
| 1 | 0 | 1 | I/0 read |
| 1 | 1 | 0 | I/0 write |
| 1 | 1 | 1 | Halt |

## $\mathrm{A}_{19} / \mathrm{PS}_{3}-\mathrm{A}_{16} / \mathrm{PS}_{0}$ [Address Bus/Processor Status]

For small- and large-scale systems.
These pins are time multiplexed to operate as an address bus and as processor status signals.
When used as the address bus, these pins are the high 4 bits of the 20 -bit memory address. During I/O access, all 4 bits output data 0 .
The processor status signals are provided for both memory and $\mathrm{I} / \mathrm{O}$ use. $\mathrm{PS}_{3}$ is always 0 in the native mode and 1 in 8080 emulation mode. The interrupt enable flag (IE) is pin on pin $\mathrm{PS}_{2}$. Pins $\mathrm{PS}_{1}$ and $\mathrm{PS}_{0}$ indicate which memory segment is being accessed.

| $\mathbf{A}_{\mathbf{1 7}} / \mathbf{P S}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{1 6}} / \mathbf{P S}_{\mathbf{0}}$ | Segment |
| :---: | :---: | :--- |
| 0 | 0 | Data segment 1 |
| 0 | 1 | Stack segment |
| 1 | 0 | Program segment |
| 1 | 1 | Data segment 0 |

The output of these pins is three state and becomes high impedance during hold acknowledge.

## $\mathbf{Q S}_{1}, \mathbf{Q S}_{\mathbf{0}}$ [Queue Status]

For large-scale systems.
The CPU uses these signals to allow external devices, such as the floating-point arithmetic processor chip, ( $\mu$ PD72091) to monitor the status of the internal CPU instruction queue.

| $\mathbf{Q S _ { \mathbf { 1 } }}$ | $\mathbf{Q S}_{\mathbf{0}}$ | Instruction Queue Status |
| :---: | :---: | :--- |
| $\mathbf{0}$ | 0 | NOP (queue does not change) |
| $\mathbf{0}$ | 1 | First byte of instruction |
| 1 | 0 | Flush queue |
| $\mathbf{1}$ | $\mathbf{1}$ | Subsequent bytes of instruction |

The instruction queue status indicated by these signals is the status when the execution unit (EXU) accesses the instruction queue. The data output from these pins is therefore valid only for one clock cycle immediately following queue access. These status signals are provided so that the floating-point processor chip can monitor the CPU's program execution status and synchronize its operation with the CPU when control is passed to it by the FPO (Floating Point Operation) instructions.

## $\mathrm{BS}_{2}-\mathrm{BS}_{0}$ [Bus Status]

For large-scale systems.
The CPU uses these status signals to allow an external bus controller to monitor what the current bus cycle is.
The external bus controller decodes these signals and generates the control signals required to perform access of the memory or I/O device.

| $\mathbf{B S}_{\mathbf{2}}$ | BS $_{\mathbf{1}}$ | $\mathbf{B S}_{\mathbf{0}}$ | Bus Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Interrupt acknowledge |
| 0 | 0 | 1 | I/0 read |
| 0 | 1 | 0 | I/0 write |
| 0 | 1 | 1 | Halt |
| 1 | 0 | 0 | Program fetch |
| 1 | 0 | 1 | Memory read |
| 1 | 1 | 0 | Memory write |
| 1 | 1 | 1 | Passive state |

The output of these signals is three state and becomes high impedance during hold acknowledge.

## BUSLOCK [Bus Lock]

For large-scale systems.
The CPU uses this signal to secure the bus while executing the instruction immediately following the BUSLOCK prefix instruction. It is a status signal to the other bus masters in a multiprocessor system inhibiting them from using the system bus during this time.
The output of this signal is three state and becomes high impedance during hold acknowledge. BUSLOCK is high during standby mode except if the HALT instruction has a BUSLOCK prefix.

## $\overline{\mathbf{R Q}} / \overline{\mathbf{A K}}{ }_{1}, \overline{\mathbf{R Q}} / \overline{\mathbf{A K}}_{0}$ [Hold Request/Acknowledge]

 For large-scale systems.These pins function as bus hold request inputs ( $\overline{\mathrm{RQ}}$ ) and as bus hold acknowledge outputs ( $\overline{\mathrm{AK}}$ ). $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{0}$ has a higher priority than $\overline{\mathrm{RQ}} / \overline{\mathrm{AK}}_{1}$.
These pins have three-state outputs with on-chip pullup resistors which keep the pin at a high level when the output is high impedance.

## VDD [Power Supply]

For small- and large-scale systems.
This pin is used for the +5 V power supply.

## GND [Ground]

For small- and large-scale systems.
This pin is used for ground.

## IC [Internally Connected]

This pin is used for tests performed at the factory by NEC. The $\mu$ PD70108 is used with this pin at ground potential.

## Absolute Maximum Ratings <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| Power dissipation, $\mathrm{PD}_{\mathrm{MAX}}$ | +0.5 W |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| CLK input voltage, $\mathrm{V}_{\mathrm{K}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

|  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Max | Unit | Conditions |
| Input capacitance | $\mathrm{C}_{1}$ | 15 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ <br> Unmeasured pins |  |
| I/0 capacitance | $\mathrm{C}_{10}$ | 15 | pF | returned to 0 V |  |

## DC Characteristics

$\mu$ PD70108-5, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$
$\mu \mathrm{PD} 70108-8, \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  |  | Unit | $\begin{gathered} \text { Test } \\ \text { Conditions } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $V_{D D}+0.3$ | V |  |
| Input voltage low | VIL | -0.5 |  | 0.8 | V |  |
| CLK input voltage high | $V_{\text {KH }}$ | 3.9 |  | $V_{D D}+1.0$ | V |  |
| CLK input voltage low | $V_{\text {KL }}$ | -0.5 |  | 0.6 | V |  |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 0.7 \times x \\ & V_{D D} \end{aligned}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{0}$ |  |  | 0.4 | V | $\mathrm{O}_{0 \mathrm{~L}}=2.5 \mathrm{~mA}$ |
| Input leakage current high | ILIH |  |  | 10 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Input leakage current low | LIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current high | LLOH |  |  | 10 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current low | ILOL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply current | IDD | 70108-5 | $5^{30}$ | 60 | mA | Normal operation |
|  |  | 5 MHz | 5 | 10 | mA | Standby mode |
|  |  | 70108-8 | ${ }^{45}$ | 80 | mA | Normal operation |
|  |  | 8 MHz | 6 | 12 | mA | Standby mode |

## AC Characteristics

$\mu$ PD70108-5, $\mathrm{T}_{\mathrm{A}}=10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$
$\mu \mathrm{PD} 70108-8, \mathrm{~T}_{\mathrm{A}}=40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | $\mu \mathrm{PD70108-5}$ |  | $\mu 70108-8$ |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Small/Large Scale |  |  |  |  |  |  |  |
| Clock cycle | ${ }^{\text {t CYK }}$ | 200 | 500 | 125 | 500 | ns |  |
| Clock pulse width high | $\mathrm{t}_{\text {KKH }}$ | 69 |  | 50 |  | ns | $\mathrm{V}_{\mathrm{KH}}=3.0 \mathrm{~V}$ |
| Clock pulse width low | $\mathrm{t}_{\text {KKL }}$ | 90 |  | 60 |  | ns | $\mathrm{V}_{\mathrm{KL}}=1.5 \mathrm{~V}$ |
| Clock rise time | $\mathrm{t}_{\mathrm{KR}}$ |  | 10 |  | 8 | ns | 1.5 V to 3.0 V |
| Clock fall time | $\mathrm{t}_{\mathrm{KF}}$ |  | 10 |  | 7 | ns | 3.0 V to 1.5 V |
| READY inactive setup to CLK $\downarrow$ | $\mathrm{t}_{\text {SRYLK }}$ | -8 |  | -8 |  | ns |  |
| READY inactive hold after CLK $\uparrow$ | thKRYH $^{\text {l }}$ | 30 |  | 20 |  | ns |  |
| READY active setup to CLK $\uparrow$ | $\mathrm{t}_{\text {SRYHK }}$ | $\mathrm{t}_{\mathrm{KKL}}-8$ |  | $\mathrm{t}_{\text {KKL }}-8$ |  | ns |  |
| READY active hold after CLK $\uparrow$ | $\mathrm{t}_{\text {HKRYL }}$ | 30 |  | 20 |  | ns |  |
| Data setup time to CLK $\downarrow$ | ${ }_{\text {t }}$ DK | 30 |  | 20 |  | ns |  |
| Data hold time after CLK $\downarrow$ | $\mathrm{t}_{\text {HKD }}$ | 10 |  | 10 |  | ns |  |
| NMI, INT, $\overline{\text { POLL }}$ setup time to CLK $\uparrow$ | ${ }_{\text {t }}^{\text {IK }}$ | 30 |  | 15 |  | ns |  |
| Input rise time (except CLK) | $\mathrm{t}_{\mathrm{IR}}$ |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Input fall time (except CLK) | $\mathrm{t}_{\mathrm{IF}}$ |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Output rise time | $\mathrm{t}_{0 \mathrm{R}}$ |  | 20 |  | 20 | ns | 0.8 V to 2.2 V |
| Output fall time | $\mathrm{t}_{0}$ |  | 12 |  | 12 | ns | 2.2 V to 0.8 V |
| Small Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | $t_{\text {DKA }}$ | 10 | 90 | 10 | 60 | ns |  |
| Address hold time from CLK | thKA | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | $t_{\text {DKP }}$ | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | $\mathrm{t}_{\text {FKP }}$ | 10 | 80 | 10 | 60 | ns |  |
| Address setup time to ASTB $\downarrow$ | $\mathrm{t}_{\text {SAST }}$ | $\mathrm{t}_{\text {KKL }}-60$ |  | $\mathrm{t}_{\text {KKL }}-30$ |  | ns |  |
| Address float delay time from CLK $\downarrow$ | $t_{\text {FKA }}$ | thKA | 80 | ${ }_{\text {tHKA }}$ | 60 | ns | $C_{L}=100 \mathrm{pF}$ |
| ASTB $\uparrow$ delay time from CLK $\downarrow$ | $\mathrm{t}_{\text {DKSTH }}$ |  | 80 |  | 50 | ns |  |
| ASTB $\downarrow$ delay time from CLK $\dagger$ | $\mathrm{t}_{\text {DKSTL }}$ |  | 85 |  | 55 | ns |  |
| ASTB width high | tSTST | $\mathrm{t}_{\text {KKL }}-20$ |  | $\mathrm{t}_{\mathrm{KKL}}-10$ |  | ns |  |
| Address hold time from ASTB $\downarrow$ | $\mathrm{t}_{\text {HSTA }}$ | $\mathrm{t}_{\text {KKH }}-10$ |  | $\mathrm{t}_{\text {KKL }}-10$ |  | ns |  |

## AC Characteristics (cont)

```
\muPD70108-5, TA}=4\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to }+8\mp@subsup{5}{}{\circ}\textrm{C},\mp@subsup{V}{DD}{}=5\textrm{V}\pm10
```

$\mu \mathrm{PD} 70108-8, \mathrm{~T}_{\mathrm{A}}=10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | $\mu$ PD70108-5 |  | $\mu$ PD70108-8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Smail Scale (cont) |  |  |  |  |  |  |  |
| Control delay time from CLK | $t_{\text {DKCT }}$ | 10 | 110 | 10 | 65 | ns |  |
| Address float to $\overline{\mathrm{RD}} \downarrow$ | $t_{\text {AFRL }}$ | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK | $t_{\text {DKRL }}$ | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | t ${ }_{\text {DKRH }}$ | 10 | 150 | 10 | 80 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | t DRHA | ${ }_{\text {t }}^{\text {CYK }}$ - 45 |  | $\mathrm{t}_{\text {CYK }}-40$ |  | ns |  |
| $\overline{\mathrm{RD}}$ width low | $t_{\text {RR }}$ | $2 \mathrm{t}_{\mathrm{CYK}}-75$ |  | $2 \mathrm{t}_{\text {CYK }}-50$ |  | ns | $C_{L}=100 \mathrm{pF}$ |
| Data output delay time from CLK $\downarrow$ | ${ }^{\text {DKKD }}$ | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\downarrow$ | $\mathrm{t}_{\text {FKD }} 10$ | 80 | 10 | 60 | ns |  |  |
| $\overline{\text { WR }}$ width low | $t_{\text {WW }}$ | $2 \mathrm{t}_{\text {CYK }}-60$ |  | $2 \mathrm{t}_{\text {cYK }}-40$ |  | ns |  |
| HLDRQ setup time to CLK $\uparrow$ | tsHaK | 35 |  | 20 |  | ns |  |
| HLDAK delay time from CLK $\downarrow$ | t ${ }_{\text {DKHA }}$ | 10 | 160 | 10 | 100 | ns |  |
| Large Scale |  |  |  |  |  |  |  |
| Address delay time from CLK | $t_{\text {DKA }}$ | 10 | 90 | 10 | 60 | ns |  |
| Address hold time from CLK | thKA $^{\text {r }}$ | 10 |  | 10 |  | ns |  |
| PS delay time from CLK $\downarrow$ | ${ }_{\text {D }}{ }_{\text {KP }}$ | 10 | 90 | 10 | 60 | ns |  |
| PS float delay time from CLK $\uparrow$ | $\mathrm{t}_{\text {FKP }}$ | 10 | 80 | 10 | 60 | ns |  |
| Address float delay time from CLK $\downarrow$ | $t_{\text {FKA }}$ | thKA | 80 | $t_{\text {HKA }}$ | 60 | ns |  |
| Address delay time from $\overline{\mathrm{RD}} \uparrow$ | $t_{\text {DRHA }}$ | ${ }_{\text {t }}^{\text {CYK }}$ - 45 |  | $\mathrm{t}_{\text {CYK }}$ - 40 |  | ns |  |
| ASTB delay time from BS $\downarrow$ | $t_{\text {DBST }}$ |  | 15 |  | 15 | ns |  |
| BS $\downarrow$ delay time from CLK $\uparrow$ | $t_{\text {DKBL }}$ | 10 | 110 | 10 | 60 | ns |  |
| BS $\uparrow$ delay time from CLK $\downarrow$ | t ${ }_{\text {DKB }}$ | 10 | 130 | 10 | 65 | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ delay time from address float | $t_{\text {DAFRL }}$ | 0 |  | 0 |  | ns | $C_{L}=100 \mathrm{pF}$ |
| $\overline{\mathrm{RD}} \downarrow$ delay time from CLK $\downarrow$ | $t_{\text {DKRL }}$ | 10 | 165 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ delay time from CLK $\downarrow$ | $t_{\text {DKRH }}$ | 10 | 150 | 10 | 80 | ns |  |
| $\overline{\mathrm{RD}}$ width low | $\mathrm{t}_{\mathrm{RR}}$ | $2 \mathrm{t}_{\text {CYK }}-75$ |  | $2 \mathrm{t}_{\text {CYK }}-50$ |  | ns |  |
| Data output delay time from CLK $\downarrow$ | $t_{\text {DKD }}$ | 10 | 90 | 10 | 60 | ns |  |
| Data float delay time from CLK $\uparrow$ | $t_{\text {FKD }}$ | 10 | 80 | 10 | 60 | ns |  |
| $\overline{\text { AK }}$ delay time from CLK $\downarrow$ | $t_{\text {DKAK }}$ |  | 70 |  | 50 | ns |  |
| $\overline{\mathrm{RQ}}$ setup time to CLK $\uparrow$ | ${ }_{\text {t }}^{\text {SRQK }}$ | 20 |  | 10 |  | ns |  |
| $\overline{\mathrm{RQ}}$ hold time after CLK $\uparrow$ | thKRQ | 40 |  | 30 |  | ns | $\vdots$ |

Timing Waveforms

AC Test Input Waveform [Except CLK]


AC Output Test Points


Clock Timing


Wait [Ready] Timing


BUSLOCK Output Timing

$\overline{\text { POLL, }}$ NMI, INT Input Timing


## Timing Waveforms (cont)




## Timing Waveforms (cont)

Interrupt Acknowledge Timing


## Hold Request/Acknowledge Timing [Small Scale]



* : $A_{19} / P S_{3}-A_{15} / P S_{0}, A_{15}-A_{8}, A D_{7}-A D_{0}, \overline{R D}, L B S_{0}, I O / \bar{M}, B U F \bar{R} / W, \overline{W R} \overline{B U F E N}$

Timing Waveforms (cont)

Bus Request/Acknowledge Timing [Large Scale]


## Register Configuration

## Program Counter [PC]

The program counter is a 16 -bit binary counter that contains the segment offset address of the next instruction which the EXU is to execute.
The PC increments each time the microprogram fetches an instruction from the instruction queue. A new location value is loaded into the PC each time a branch, call, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Pointer (PFP).

## Prefetch Pointer [PFP]

The prefetch pointer (PFP) is a 16-bit binary counter which contains a segment offset which is used to calculate a program memory address that the bus control unit (BCU) uses to prefetch the next byte for the instruction queue. The contents of PFP are an offset from the PS (Program Segment) register.
The PFP is incremented each time the BCU prefetches an instruction from the program memory. A new location will be loaded into the PFP whenever a branch, call, return, or break instruction is executed. At that time the contents of the PFP will be the same as those of the PC (Program Counter).

## Segment Registers [PS, SS, DS ${ }_{\mathbf{0}}$, and DS $_{\mathbf{1}}$ ]

The memory addresses accessed by the $\mu$ PD70108 are divided into 64 K -byte logical segments. The starting (base) address of each segment is specified by a segment register, and the offset from this starting address is specified by the contents of another register or by the effective address.
These are the four types of segment registers used.

| Segment Register | Default Offset |
| :--- | :--- |
| PS (Program Segment) | PFP |
| SS (Stack Segment) | SP, effective address |
| DS $_{0}$ (Data Segment 0) | IX, effective address |
| $\mathrm{DS}_{1}$ (Data Segment 1) | IY |

General-Purpose Registers [AW, BW, CW, and DW]
There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8 -bit registers by dividing them into their high and low bytes (AH, AL, BH, BL, CH, CL, DH, DL).
Each register is also used as a default register for processing specific instructions. The default assignments are:
AW: Word multiplication/division, word I/O, data conversion

AL: Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation
AH: Byte multiplication/division
BW: Translation
CW: Loop control branch, repeat prefix
CL: Shift instructions, rototation instructions, BCD operations
DW: Word multiplication/division, indirect addressing I/O

## Pointers [SP, BP] and Index Registers [IX, IY]

These registers serve as base pointers or index registers when accessing the memory using based addressing, indexed addressing, or based indexed addressing.
These registers can also be used for data transfer and arithmetic and logical operations in the same manner as the general-purpose registers. They cannot be used as 8 -bit registers.
Also, each of these registers acts as a default register for specific operations. The default assignments are:
SP: Stack operations
IX: Block transfer (source), BCD string operations
IY: Block transfer (destination), BCD string operations

## Program Status Word [PSW]

The program status word consists of the following six status and four control flags.

| Status Flags | Control Flags |
| :--- | :--- |
| - V (Overflow) | - MD (Mode) |
| - S (Sign) | - DIR (Direction) |
| - Z (Zero) | - IE (nterrupt Enable) |
| - AC (Auxiliary Carry) | - BRK (Break) |
| - P (Parity) |  |
| - CY (Carry) |  |

When the PSW is pushed on the stack, the word images of the various flags are as shown here.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} M \\ D \end{gathered}$ | 1 | 1 | 1 | V | $\begin{aligned} & \mathrm{D} \\ & \mathrm{I} \\ & \mathrm{R} \end{aligned}$ | E | $\begin{aligned} & \mathrm{B} \\ & \mathrm{R} \\ & \mathrm{~K} \end{aligned}$ | S | Z | 0 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | 0 | P | 1 | C |

The status flags are set and reset depending upon the result of each type of instruction executed.
Instructions are provided to set, reset, and complement the CY flag directly.
Other instructions set and reset the control flags and control the operation of the CPU.

## High-Speed Execution of Instructions

This section highlights the major architectural features that enhance the performance of the $\mu$ PD70108.

- Dual data bus in EXU
- Effective address generator
- 16/32-bit temporary registers/shifters (TA, TB)
- 16-bit loop counter
- PC and PFP


## Dual Data Bus Method

To reduce the number of processing steps for instruction execution, the dual data bus method has been adopted for the $\mu$ PD70108 (figure 1). The two data buses (the main data bus and the subdata bus) are both 16 bits wide. For addition/subtraction and logical and comparison operations, processing time has been speeded up some 30\% over single-bus systems.

Figure 1. Dual Data Buses


Example

| ADD $\mathrm{AW}, \mathrm{BW}$ | $; \mathrm{AW} \leftarrow \mathrm{AW}+\mathrm{BW}$ |
| :---: | :---: |
| Single Bus | Dual Bus |
| Step $1 \mathrm{TA} \leftarrow \mathrm{AW}$ | $\mathrm{TA} \leftarrow \mathrm{AW}, \mathrm{TB} \leftarrow \mathrm{BW}$ |
| Step $2 \mathrm{~TB} \leftarrow \mathrm{BW}$ | $\mathrm{AW} \leftarrow \mathrm{TA}+\mathrm{TB}$ |
| Step $3 \mathrm{AW} \leftarrow \mathrm{TA}+\mathrm{TB}$ |  |

## Effective Address Generator

This circuit (figure2) performs high-speed processing to calculate effective addresses for accessing memory.
Calculating an effective address by the microprogramming method normally requires 5 to 12 clock cycles. This circuit requires only two clock cycles for addresses to be generated for any addressing mode. Thus, processing is several times faster.

Figure 2. Effective Address Generator


## 16/32-Bit Temporary Registers/Shifters [TA, TB]

These 16-bit temporary registers/shifters (TA, TB) are provided for multiplication/division and shift/ rotation instructions.
These circuits have decreased the execution time of multiplication/division instructions. In fact, these instructions can be executed about four times faster than with the microprogramming method.
TA + TB: 32-bit temporary register/shifter for multiplication and division instructions.
TB: 16-bit temporary register/shifter for shift/rotation instructions.
)

## Loop Counter [LC]

This counter is used to count the number of loops for a primitive block transfer instruction controlled by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit shift/rotation instruction.
The processing performed for a multiple bit rotation of a register is shown below. The average speed is approximately doubled over the microprogram method.

## Example

RORC $\mathrm{AW}, \mathrm{CL}$; CL=5
Microprogram method LC method

$$
8+(4 \times 5)=28 \text { clocks } \quad 7+5=12 \text { clocks }
$$

Program Counter and Prefetch Pointer [PC and PFP]
The $\mu \mathrm{PD} 70108$ microprocessor has a program counter, (PC) which addresses the program memory location of the instruction to be executed next, and a prefetch pointer(PFP), which addresses the program memory location to be accessed next. Both functions are provided in hardware. A time saving of several clocks is realized for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction pointer.

## Enhanced Instructions

In addition to the $\mu$ PD8088/86 instructions, the $\mu$ PD70108 has the following enhanced instructions.

| Instruction | Function |
| :--- | :--- |
| PUSH imm | Pushes immediate data onto stack |
| PUSH R | Pushes 8 general registers onto stack |
| POP R | Pops 8 general registers from stack |
| MUL imm | Executes 16-bit multiply of register or memory contents <br> by immediate data |
| SHL imm8 | Shifts/rotates register or memory by immediate <br> SHR imm8 <br> SHRA imm8 |
| ROL imm8 <br> ROR imm8 <br> ROLC imm8 <br> RORC imm8 |  |
| CHKIND | Checks array index against designated boundaries |
| INM | Moves a string from an I/0 port to memory |
| OUTM | Moves a string from memory to an I/0 port |
| PREPARE | Allocates anarea for a stack frame and copies previous <br> frame pointers |
| DISPOSE | Frees the current stack frame on a procedure exit |

## Enhanced Stack Operation Instructions PUSH imm

This instruction allows immediate data to be pushed onto the stack.

## PUSH R/POP R

These instructions allow the contents of the eight general registers to be pushed onto or popped from the stack with a single instruction.

## Enhanced Multiplication Instructions

## MUL reg16, imm16/MUL mem16, imm16

These instructions allow the contents of a register or memory location to be 16 -bit multiplied by immediate data.

## Enhanced Shift and Rotate Instructions

## SHL reg, imm8/SHR reg, imm8/SHRA reg, imm8

These instructions allow the contents of a register to be shifted by the number of bits defined by the immediate data.
ROL reg, imm8/ROR reg, imm8/ROLC reg, imm8/ RORC reg, imm8
These instructions allow the contents of a register to be rotated by the number of bits defined by the immediate data.

## Check Array Boundary Instruction

## CHKIND reg16, mem32

This instruction is used to verify that index values pointing to the elements of an array data structure are within the defined range. The lower limit of the array should be in memory location mem32, the upper limit in mem32+2. If the index value in reg16 is not between these limits when CHKIND is executed, a BRK 5 will occur. This causes a jump to the location in interrupt vector 5.

## Block I/O Instructions

OUTM DW, src-block/INM dst-block, DW
These instructions are used to output or input a string to or from memory, when preceded by a repeat prefix.

## Stack Frame Instructions <br> PREPARE imm16, imm8

This instruction is used to generate the stack frames required by block-structured languages, such as PASCAL and Ada. The stack frame consists of two areas. One area has a pointer that points to another frame which has variables that the current frame can access. The other is a local variable area for the current procedure.

## DISPOSE

This instruction releases the last stack frame generated by the PREPARE instruction. It returns the stack and base pointers to the values they had before the PREPARE instruction was used to call a procedure.

## Unique Instructions

In addition to the $\mu$ PD8088/86 instructions and the enhanced instructions, the $\mu$ PD70108 has the following unique instructions.

| Instruction | Function |
| :--- | :--- |
| INS | Insert bit field |
| EXT | Extract bit field |
| ADD4S | Adds packed decimal strings |
| SUB4S | Subtracts one packed decimal string from another |
| CMP4S | Compares two packed decimal strings |
| ROL4 | Rotates one BCD digit left through AL lower 4 bits |
| ROR4 | Rotates one BCD digit right through AL lower 4 bits |
| TEST1 | Tests a specified bit and sets/resets Z flag |
| NOT1 | Inverts a specified bit |
| CLR1 | Clears a specified bit |
| SET1 | Sets a specified bit |
| REPC | Repeats next instruction until CY flag is cleared |
| REPNC | Repeats next instruction until CY flag is set |
| FP02 | Additional floating point processor call |

## Variable Length Bit Field Operation Instructions

This category has two instructions: INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are highly effective for computer graphics and highlevel languages. They can, for example, be used for data structures such as packed arrays and record type data used in PASCAL.

## INS reg8, reg8/INS reg8, imm4

This instruction (figure 3) transfers low bits from the 16 -bit AW register (the number of bits is specified by the second operand) to the memory location specified by the segment base ( $\mathrm{DS}_{1}$ register) plus the byte offset (IY register). The starting bit position within this byte is specified as an offset by the lower 4-bits of the first operand.
After each complete data transfer, the IY register and the register specified by the first operand are automatically updated to point to the next bit field.
Either immediate data or a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16 -bits, only the lower 4-bits of the specified register ( OOH to OFH ) will be valid.

Bit field data may overlap the byte boundary of memory.

Figure 3. Bit Field Insertion


## EXT reg8, reg8/EXT reg8, imm4

This instruction (figure 4) loads to the AW register the bit field data whose bit length is specified by the second operand of the instruction from the memory location that is specified by the DSO segment register (segment base), the IX index register (byte offset), and the lower 4-bits of the first operand (bit offset).
After the transfer is complete, the IX register and the lower 4-bits of the first operand are automatically updated to point to the next bit field.
Either immediate data or a register may be specified for the second operand. Because the maximum transferrable bit length is 16 bits, however, only the lower 4-bits of the specified register ( OH to OFH ) will be valid.
Bit field data may overlap the byte boundary of memory.

## Packed BCD Operation Instructions

The instructions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-format operands (ROR4, ROL4). Packed BCD strings may be from 1 to 254 digits in length.
When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly in this case, (CL=odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

## ADD4S

This instruction adds the packed $B C D$ string addressed by the IX index register to the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of $B C D$ digits) is specified by the CL register, and the result of the operation will affect the overflow flag (V), the carry flag (CY), and zero flag (Z).
$B C D$ string $(I Y, C L) \leftarrow B C D$ string $(I Y, C L)+B C D$ string (IX, CL)

## SUB4S

This instruction subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the overflow flag (V), the carry flag (CY), and zero flag (Z).
$B C D$ string $(I Y, C L) \leftarrow B C D$ string (IY, CL) $-B C D$ String (IX, CL)

## CMP4S

This instruction performs the same operation as SUB4S except that the result is not stored and only the overflow (V), carry flags (CY) and zero flag (Z) are affected.
$B C D$ string (IY, CL) - BCD string (IX, CL)

Figure 4. Bit Field Extraction


83-000107B

## ROL4

This instruction (figure 5) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register $\left(A L_{L}\right)$ to rotate that data one $B C D$ digit to the left:

Figure 5. BCD Rotate Left (ROL4)


## ROR4

This instruction (figure 6) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register $\left(A L_{L}\right)$ to rotate that data one $B C D$ digit to the right.

Figure 6. BCD Rotate Right (ROR4)


## Bit Manipulation Instructions <br> TEST1

This instruction tests a specific bit in a register or memory location. If the bit is 1 , the $Z$ flag is reset to 0 . If the bit is 0 , the Z flag is set to 1 .

## NOT1

This instruction inverts a specific bit in a register or memory location.

## CLR1

This instruction clears a specific bit in a register or memory location.

## SET1

This instruction sets a specific bit in a register or memory location.

## Repeat Prefix Instructions <br> REPC

This instruction causes the $\mu$ PD70108 to repeat the following primitive block transfer instruction until the CY flag becomes cleared or the CW register becomes zero.

## REPNC

This instruction causes the $\mu$ PD70108 to repeat the following primitive block transfer instruction until the CY flag becomes set.

## Floating Point Instruction

## FPO2

This instruction is in addition to the $\mu$ PD8088/86 floating point instruction, FPO1. These instructions are covered in a later section.

## Mode Operation Instructions

The $\mu$ PD70108 has two operating modes (figure 7). One is the native mode which executes $\mu$ PD8088/86, enhanced and unique instructions. The other is the 8080 emulation mode in which the instruction set of the $\mu \mathrm{PD} 8080 \mathrm{AF}$ is emulated. A mode flag (MD) is provided to select between these two modes. Native mode is selected when MD is 1 and emulation mode when MD is 0 . MD is set and reset, directly and indirectly, by executing the mode manipulation instructions.
Two instructions are provided to switch operation from the native mode to the emulation mode and back: BRKEM (Break for Emulation), and RETEM (Return from Emulation).
Two instructions are used to switch from the emulation mode to the native mode and back: CALLN (Call Native Routine), and RETI (Return from Interrupt).
The system will return from the 8080 emulation mode to the native mode when the RESET signal is present, or when an external interrupt (NMI or INT) is present.

Figure 7. V20 Modes


## BRKEM imm8

This is the basic instruction used to start the 8080 emulation mode. This instruction operates exactly the same as the BRK instruction, except that BRKEM resets the mode flag (MD) to O. PSW, PS, and PC are saved to the stack. MD is then reset and the interrupt vector specified by the operand imm8 of this command is loaded into PS and PC.
The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as $\mu$ PD8080AF instructions.
In 8080 emulation mode, registers and flags of the $\mu$ PD8080AF are performed by the following registers and flags of the $\mu$ PD70108.

|  | $\mu$ PD8080AF | $\mu$ PD70108 |
| :---: | :---: | :---: |
| Registers: | A | AL |
|  | B | CH |
|  | C | CL |
|  | D | DH |
|  | E | DL |
|  | H | BH |
|  | L | BL |
| Flags: | SP | BP |
|  | PC | PC |
|  | C | CY |
|  | Z | Z |
|  | S | S |
|  | P | P |

In the native mode, SP is used for the stack pointer. In the 8080 emulation mode this function is performed by BP.
This use of independent stack pointers allows independent stack areas to be secured for each mode and keeps the stack of one of the modes from being destroyed by an erroneous stack operation in the other mode.
The SP, IX, IY and AH registers and the four segment registers (PS, SS, DS $0_{0}$, and $\mathrm{DS}_{1}$ ) used in the native mode are not affected by operations in 8080 emulation mode.
In the 8080 emulation mode, the segment register for instructions is determined by the PS register (set automatically by the interrupt vector) and the segment register for data is the $\mathrm{DS}_{0}$ register (set by the programmer immediately before the 8080 emulation mode is entered).

## RETEM [no operand]

When RETEM is executed in 8080 emulation mode (interpreted by the CPU as a $\mu$ PD8080AF instruction), the CPU restores PS, PC, and PSW (as it would when returning from an interrupt processing routine), and returns to the native mode. At the same time, the contents of the mode flag (MD) which was saved to the stack by the BRKEM instruction, is restored to MD $=1$. The CPU is set to the native mode.

## CALLN imm8

This instruction makes it possible to call the native mode subroutines from the 8080 emulation mode. To return from subroutine to the emulation mode, the RETI instruction is used.
The processing performed when this instruction is executed in the 8080 emulation mode (it is interpreted by the CPU as $\mu$ PD8080AF instruction), is similar to that performed when a BRK instruction is executed in the native mode. The imm8 operand specifies an interrupt vector type. The contents of PS, PC, and PSW are pushed on the stack and an MD flag value of 0 is saved. The mode flag is set to 1 and the interrupt vector specified by the operand is loaded into PS and PC.

## RETI [no operand]

This is a general-purpose instruction used to return from interrupt routines entered by the BRK instruction or by an external interrupt in the native mode. When this instruction is executed at the end of a subroutine entered by the execution of the CALLN instruction, the operation that restores PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 8080 emulation mode value of the mode flag (MD) is restored, the CPU is set in emulation mode, and all subsequent instructions are interpreted and executed as $\mu$ PD8080AF instructions.
RETI is also used to return from an interrupt procedure initiated by an NMI or INT interrupt in the emulation mode.

## Floating Point Operation Chip Instructions

FPO1 fp-op, mem/FPO2 fp-op, mem
These instructions are used for the external floating point processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU performs only the necessary auxiliary processing (effective address calculation, generation of physical addresses, and start-up of the memory read cycle).

The floating point processor always monitors the instructions fetched by the CPU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating point processor chip uses either the address alone or both the address and read data of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.

Note: During the memory read cycle initiated by the CPU for FPO1 or FPO2 execution, the CPU does not accept any read data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

## Interrupt Operation

The interrupts used in the $\mu$ PD70108 can be divided into two types: interrupts generated by external interrupt requests and interrupts generated by software processing. These are the classifications.

## External Interrupts

(a) NMI input (nonmaskable)
(b) INT input (maskable)

## Software Processing

As the result of instruction execution

- When a divide error occurs during execution of the DIV or DIVU instruction
- When a memory-boundary-over error is detected by the CHKIND instruction


## Conditional break instruction

- When $V=1$ during execution of the BRKV instruction
Unconditional break instructions
- 1-byte break instruction: BRK3
- 2-byte break instruction: BRK imm8


## Flag processing

- When stack operations are used to set the BRK flag
8080 Emulation mode instructions
- BRKEM imm8
- CALLN imm8


## Interrupt Vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector table or selected each time interrupt processing is entered.

The interrupt vector table is shown in figure 8. The table uses 1 K bytes of memory addresses 000 H to 3 FFH and can store starting address data for a maximum of 256 vectors ( 4 bytes per vector).
The corresponding interrupt sources for vectors 0 to 5 are predetermined and vectors 6 to 31 are reserved. These vectors consequently cannot be used for general applications.
The BRKEM instruction and CALLN instruction (in the emulation mode) and the INT input are available for general applications for vectors 32 to 255.
A single interrupt vector is made up of 4 bytes (figure 9). The 2 bytes in the low addresses of memory are loaded into PC as the offset, and the high 2 bytes are loaded into PS as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.

Figure 8. Interrupt Vector Table


Figure 9. Interrupt Vector 0


Based on this format, the contents of each vector should be initialized at the beginning of the program.
The basic steps to jump to an interrupt processing routine are now shown.

$$
\begin{aligned}
& (S P-1, S P-2) \leftarrow P S W \\
& (S P-3, S P-4) \leftarrow P S \\
& (S P-5, S P-6) \leftarrow P C \\
& S P \leftarrow S P-6 \\
& I E \leftarrow 0, B R K \leftarrow 0, M D \leftarrow 1 \\
& P S \leftarrow \text { vector high bytes } \\
& P C \leftarrow \text { vector low bytes }
\end{aligned}
$$

## Standby Function

The $\mu$ PD70108 has a standby mode to reduce power consumption during program wait states. This mode is set by the HALT instruction in both the native and the emulation mode.
In the standby mode, the internal clock is supplied only to those circuits related to functions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to $1 / 10$ the level of normal operation in either native or emulation mode.
The standby mode is released by inputting a RESET signal or an external interrupt (NMI, INT).
The bus hold function is effective during standby mode. The CPU returns to standby mode when the bus hold request is removed.
During standby mode, all control outputs are disabled and the addres/data bus will be at either high or low levels.

## Instruction Set

The following tables briefly describe the $\mu$ PD70108's instruction set.Operation and Operand Types - defines abbreviations used in the Instruction Set table.Flag Operations - defines the sybols used to describe flag operations.Memory Addressing - shows how mem and mod combinations specify memory addressing modes.Selection of 8- and 16-Bit Registers - shows how reg and W select a register when $\bmod =111$.Selection of Segment Registers - shows how sreg selects a segment register.Instruction Set - shows the instruction mnemonics, their effect, their operation codes the number of bytes in the instruction, the number of clocks required for execution, and the effect on the $\mu$ PD70108 flags.

Operation and Operand Types

| Identifier | Description |
| :---: | :---: |
| reg | 8- or 16-bit general-purpose register |
| reg8 | 8-bit general-purpose register |
| reg16 | 16-bit general-purpose register |
| dmem | 8 - or 16-bit direct memory location |
| mem | 8 - or 16-bit memory location |
| mem8 | 8 -bit memory location |
| mem16 | 16-bit memory location |
| mem32 | 32-bit memory location |
| imm | Constant (0 to FFFFH) |
| imm16 | Constant (0 to FFFFH) |
| imm8 | Constant (0 to FFH) |
| imm4 | Constant ( 0 to FH) |
| imm3 | Constant (0 to 7) |
| acc | AW or AL register |
| sreg | Segment register |
| src-table | Name of 256-byte translation table |
| src-block | Name of block addressed by the IX register |
| dst-block | Name of block addressed by the IY register |
| near-proc | Procedure within the current program segment |
| far-proc | Procedure located in another program segment |
| near-label | Label in the current program segment |
| short-label | Label between -128 and +127 bytes from the end of instruction |
| far-label | Label in another program segment |
| memptr16 | Word containing the offset of the memory location within the current program segment to which control is to be transferred |
| memptr32 | Double word containing the offset and segment base address of the memory location to which control is to be transferred |
| regptr16 | 16-bit register containing the offset of the memory location within the program segment to which control is to be transferred |
| pop-value | Number of bytes of the stack to be discarded ( 0 to 64 K bytes, usually even addresses) |
| fp-op | Immediate data to identify the instruction code of the external floating point operation |

## $\mu$ PD70108 (V20)

| Identifier | Description |
| :---: | :---: |
| R | Register set |
| W . | Word/byte field (0 to 1) |
| reg | Register field (000 to 111) |
| mem | Memory field (000 to 111) |
| mod | Mode field (00 to 10) |
| S:W | When $\mathrm{S}: \mathrm{W}=01$ or 11 , data $=16$ bits. At all other times, data $=8$ bits. |
| X, XXX, YYY, ZZZ | Data to identify the instruction code of the external floating point arithmetic chip |
| AW | Accumulator (16 bits) |
| AH | Accumulator (high byte) |
| AL | Accumulator (low byte) |
| BW | BW register (16 bits) |
| CW | CW register (16 bits) |
| CL | CW register (low byte) |
| DW | DW register (16 bits) |
| SP | Stack pointer (16 bits) |
| PC | Program counter (16 bits) |
| PSW | Program status word (16 bits) |
| IX | Index register (source) (16 bits) |
| IY | Index register (destination) (16 bits) |
| PS | Program segment register (16 bits) |
| SS | Stack segment register (16 bits) |
| DS 0 | Data segment 0 register (16 bits) |
| DS ${ }_{1}$ | Data segment 1 register (16 bits) |
| AC | Auxiliary carry flag |
| CY | Carry flag |
| P | Parity flag |
| S | Sign flag |
| Z | Zero flag |
| DIR | Direction flag |
| IE | Interrupt enable flag |
| V | Overflow flag |
| BRK | Break flag |
| MD | Mode flag |
| (...) | Values in parentheses are memory contents |
| disp | Displacement (8 or 16 bits) |
| ext-disp8 | 16-bit displacement (sign-extension byte +8 -bit displacement) |
| temp | Temporary register (8/16/32 bits) |

Operation and Operand Types (cont)

| Identifier | Description |
| :--- | :--- |
| tmpcy | Temporary carry flag (1 bit) |
| seg | Immediate segment data (16 bits) |
| offset | Immediate offset data (16 bits) |
| $\leftarrow$ | Transfer direction |
| + | Addition |
| - | Subtraction |
| $X$ | Multiplication |
| $\div$ | Division |
| $\%$ | Modulo |
| AND | Logical product |
| OR | Logical sum |
| XOR | Exclusive logical sum |
| XXH | Two-digit hexadecimal value |
| XXXXH | Four-digit hexadecimal value |

Flag Operations

| Identifier | Description |
| :--- | :--- |
| (blank) | No change |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $X$ | Set or cleared according to the result |
| U | Undefined |
| R | Value saved earlier is restored |

## Memory Addressing

|  | mod |  |  |
| :---: | :--- | :--- | :--- |
| mem | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ |
| 000 | $\mathrm{BW}+\mathrm{IX}$ | $\mathrm{BW}+\mathrm{IX}+$ disp8 | $\mathrm{BW}+\mathrm{IX}+$ disp16 |
| 001 | $\mathrm{BW}+\mathrm{IY}$ | $\mathrm{BW}+\mathrm{IY}+$ disp8 | $\mathrm{BW}+\mathrm{IY}+$ disp16 |
| 010 | $\mathrm{BP}+\mathrm{IX}$ | $\mathrm{BP}+\mathrm{IX}+$ disp8 | $\mathrm{BP}+\mathrm{IX}+$ disp16 |
| 011 | $\mathrm{BP}+\mathrm{IY}$ | $\mathrm{BP}+\mathrm{IY}+$ disp8 | $\mathrm{BP}+\mathrm{IY}+$ disp16 |
| 100 | IX | $\mathrm{IX}+$ disp8 | $\mathrm{IX}+$ disp16 |
| 101 | IY | $\mathrm{IY}+$ disp8 | $\mathrm{IY}+$ disp16 |
| 110 | Direct address | $\mathrm{BP}+$ disp8 | $\mathrm{BP}+$ disp16 |
| 111 | BW | $\mathrm{BW}+$ disp8 | $\mathrm{BW}+$ disp16 |

Selection of 8-and 16-Bit Registers (mod 11)

| reg | $\mathbf{w}=\mathbf{0}$ | $\mathbf{w}=\mathbf{1}$ |
| :---: | :---: | :---: |
| 000 | AL | AW |
| 001 | CL | CW |
| 010 | DL | DW |
| 011 | BL | BW |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | IX |
| 111 | BH | IY |

Selection of Segment Registers

| sreg |  |
| :---: | :---: |
| 00 | $\mathrm{DS}_{1}$ |
| 01 | PS |
| 10 | SS |
| 11 | $\mathrm{DS}_{0}$ |

The table on the following pages shows the instruction set.
At "No. of Clocks," for instructions referencing memory operands, the left side of the slash (/) is the number of clocks for byte operands and the right side is for word operands. For conditional control transfer instructions, the left side of the slash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hyphen. The execution time of these instructions varies from the minimum value to the maximum, depending on the operands involved.
"No. of Clocks" includes these times:

- Decoding
- Effective address generation
- Operand fetch
- Execution

It assumes that the instruction bytes have been prefetched.




| Addition/Subtraction Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | reg, reg | $\mathrm{reg} \leftarrow \mathrm{reg}+\mathrm{reg}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | W | 11 |  | reg |  | reg | 2 | 2 | x | x | x | x | X | $x$ |
|  | mem, reg | (mem) $\leftarrow$ (mem) + reg | 0 | 0 | 0 | 0 | 0 | 0 | 0 | W | mod |  | reg |  | mem | 16/24 | 2-4 | x | x | X | x | $x$ | x |
|  | reg, mem | reg $\leftarrow$ reg + (mem) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | W | mod |  | reg |  | mem | 11/15 | 2-4 | x | x | X | x | x | $x$ |
|  | reg, imm | $\mathrm{reg} \leftarrow \mathrm{reg}+\mathrm{imm}$ | 1 | 0 | 0 | 0 | 0 | 0 | S | W | 11 | 0 | 0 | 0 | reg | 4 | 3-4 | x | x | X | x | $x$ | $x$ |
|  | mem, imm | $($ mem $) \leftarrow($ mem $)+i m m$ | 1 | 0 | 0 | 0 | 0 | 0 | S | W | mod | 0 | 0 | 0 | mem | 18/26 | 3-6 | x | x | X | x | x | $x$ |
|  | acc, imm | When $\mathrm{W}=0 \mathrm{AL} \leftarrow \mathrm{AL}+\mathrm{imm}$ <br> When $W=1 A W \leftarrow A W+i m m$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | W |  |  |  |  |  | 4 | 2-3 | X | x | X | X | x |  |
| ADDC | reg, reg | $\mathrm{reg} \leftarrow \mathrm{reg}+\mathrm{reg}+\mathrm{CY}$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | W | 11 |  | reg |  | reg | 2 | 2 | X | x | X | $x$ | X | $x$ |
|  | mem, reg | (mem) $\leftarrow$ (mem) + reg +CY | 0 | 0 | 0 | 1 | 0 | 0 | 0 | W | mod |  | reg |  | mem | 16/24 | 2-4 | x | x | X | $x$ | x | $x$ |
|  | reğ, mem | reg $\leftarrow$ reg + (mem) +CY | 0 | 0 | 0 | 1 | 0 | 0 | 1 | W | mod |  | reg |  | mem | 11/15 | 2-4 | x | x | $x$ | $x$ | x | $x$ |
|  | reg, imm | $\mathrm{reg} \leftarrow \mathrm{reg}+\mathrm{imm}+\mathrm{CY}$ | 1 | 0 | 0 | 0 | 0 | 0 | S | W | 11 | 0 | 1 | 0 | reg | 4 | 3-4 | X | x | $x$ | X | X | $x$ |
|  | mem, imm | $($ mem $) \leftarrow($ mem $)+\mathrm{imm}+\mathrm{CY}$ | 1 | 0 | 0 | 0 | 0 | 0 | S | W | mod | 0 | 1 | 0 | mem | 18/26 | 3-6 | X | X | X | X | x | x |






|  |  |  |  | per | ration $\mathbf{C}$ | Code |  |  |  |  |  |  |  |  |  |  | of | of |  |  | Flags |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Operation |  | E | 54 | , | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 1 | 0 | Clocks | Bytes | AC | cr | $v$ | S | z |

Data Conversion Instructions

| CVTBD | $\mathrm{AH} \leftarrow \mathrm{AL} \div \mathrm{OAH}, \mathrm{AL} \leftarrow \mathrm{AL} \% \mathrm{OAH}$ | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 15 | 2 | U | $u$ | u | X | X | x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CVTDB | $\mathrm{AH} \leftarrow 0, \mathrm{AL} \leftarrow \mathrm{AH} \times \mathrm{OAH}+\mathrm{AL}$ | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  | 7 | 2 | $u$ | U | U | X | X | X |
| CVTBW | When $\mathrm{AL}<80 \mathrm{H}, \mathrm{AH} \leftarrow 0$, all other times $\mathrm{AH} \leftarrow \mathrm{FFH}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |  |
| CVTWL | When $\mathrm{AL}<8000 \mathrm{H}$, DW $\leftarrow 0$, all other times DW $\leftarrow$ FFFFH | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  | 4-5 | 1 |  |  |  |  |  |  |

## Comparison Instructions

| Comparison Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | reg, reg | reg - reg | 0 | 0 | 1 | 1 | 1 | 0 | 1 W | 11 |  | reg |  | reg | 2 | 2 | x | x | $x$ | x | $x$ | $x$ |
|  | mem, reg | (mem) - reg | 0 | 0 | 1 | 1 | 1 | 0 | 0 W | mod |  | reg |  | mem | 11/15 | 2-4 | X | x | $x$ | $x$ | $x$ | $x$ |
|  | reg, mem | reg - (mem) | 0 | 0 | 1 | 1 | 1 | 01 | 1 W | mod |  | reg |  | mem | 11/15 | 2-4 | x | x | $x$ | $x$ | $x$ | $x$ |
|  | reg, imm | reg - imm | 1 | 0 | 0 | 0 | 0 | 0 S | S W | 11 | 1 | 1 | 1 | reg | 4 | 3-4 | x | x | $x$ | X | $x$ | $x$ |
|  | mem, imm | (mem) - imm | 1 | 0 | 0 | 0 | 0 | 0 | S W | mod | 1 | 1 | 1 | mem | 13/17 | 3-6 | x | X | $x$ | $x$ | $x$ | x |
|  | acc, imm | When $\mathrm{W}=0, \mathrm{AL}-\mathrm{imm}$ When $W=1, A W-i m m$ | 0 | 0 | 1 | 1 | 1 | 10 | 0 W |  |  |  |  |  | 4 | 2-3 | X | X | X | x | x | x |
| Complement Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOT | reg | reg $\leftarrow \overline{\mathrm{reg}}$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 W | 11 | 0 | 1 | 0 | reg | 2 | 2 |  |  |  |  |  |  |
|  | mem | (mem) $\leftarrow(\overline{\mathrm{mem}})$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 W | mod | 0 | 1 | 0 | mem | 16/24 | 2-4 |  |  |  |  |  |  |
| NEG | reg | $\mathrm{reg} \leftarrow \overline{\mathrm{reg}}+1$ | 1 | 1 | 1 | 1 | 0 | 11 | 1 W | 11 | 0 | 1 | 1 | reg | 2 | 2 | x | X | $x$ | X | x | $x$ |
|  | mem | $(\mathrm{mem}) \leftarrow(\overline{\mathrm{mem}})+1$ | 1 | 1 | 1 | 1 | 0 | 11 | 1 W | mod | 0 | 1 | 1 | mem | 16/24 | 2-4 | x | x | X | x | $x$ | x |

Logical Operation Instructions

| TEST | reg, reg | reg AND reg | 1 | 0 | 0 | 0 | 0 | 1 | 0 | W | 11 |  | reg |  | reg | 2 | 2 | U | 0 | 0 | X | X | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | mem, reg or reg, mem | (mem) AND reg | 1 | 0 | 0 | 0 | 0 | 1 | 0 | W | mod |  | reg |  | mem | 10/14 | 2-4 | U | 0 | 0 | X | X | X |
|  | reg, imm | reg AND imm | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | 11 | 0 | 0 | 0 | reg | 4 | 3-4 | u | 0 | 0 | X | X | X |
|  | mem, imm | (mem) AND imm | 1 | 1 | 1 | 1 | 0 | 1 | 1 | W | mod | 0 | 0 | 0 | mem | 11/15 | 3-6 | u | 0 | 0 | x | X | X |
|  | acc, imm | When $W=0$, AL AND imm8 When $W=1$, AW AND imm8 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | W |  |  |  |  |  | 4 | 2-3 | u | 0 | 0 | X | X | X |
| AND | reg, reg | reg $\leftarrow$ reg AND reg | 0 | 0 | 1 | 0 | 0 | 0 | 1 | W | 11 |  | reg |  | reg | 2 | 2 | u | 0 | 0 | x | X | x |
|  | mem, reg | (mem) $\leftarrow$ (mem) AND reg | 0 | 0 | 1 | 0 | 0 | 0 | 0 | W | mod |  | reg |  | mem | 16/24 | 2-4 | u | 0 | 0 | X | X | x |
|  | reg, mem | reg $\leftarrow$ reg AND (mem) | 0 | 0 | 1 | 0 | 0 | 0 | 1 | W | mod |  | reg |  | mem | 11/15 | 2-4 | u | 0 | 0 | X | X | $x$ |
|  | reg, imm | reg $\leftarrow$ reg AND imm | 1 | 0 | 0 | 0 | 0 | 0 | 0 | W | 11 | 1 | 0 | 0 | reg | 4 | 3-4 | U | 0 | 0 | X | X | x |
|  | mem, imm | (mem) $\leftarrow$ (mem) AND imm | 1 | 0 | 0 | 0 | 0 | 0 | 0 | W | mod | 1 | 1 | 0 | mem | 18/26 | 3-6 | u | 0 | 0 | X | X | X |
|  | acc, imm | When $W=0, A L \leftarrow$ AL AND imm8 When $W=1, A W \leftarrow$ AW AND imm16 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | W |  |  |  |  |  | 4 | 2-3 | u | 0 | 0 | X | X | X |





| Mnemonic | Operand |  | Operation Code |  |  |  |  | 2 |  | 0 |  | 76 | 5 |  | 3 |  | 21 | No. of Clocks | No. of Bytes | AC | Flags |  |  | S | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operation | 7 | 6 | 5 | 4 | 3 |  |  | CY |  |  |  |  |  |  |  |  |  |  |  |
| Shift Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SHR | mem, 1 | $\mathrm{CY} \leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div 2$ When MSB of $($ mem $) \neq$ bit following MSB of (mem): $V \leftarrow 1$ <br> When MSB of $(\mathrm{mem})=$ bit following MSB of (mem): $V \leftarrow 0$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  | W | mod |  |  | 1 | 0 |  |  | mem | 16/24 | 2-4 | u | X | X | X | X | X |
|  | reg, CL | $\begin{aligned} & \text { temp } \leftarrow \text { CL, while temp } \neq 0 \text {, } \\ & \text { repeat this operation, } C Y \leftarrow \text { LSB of reg, } \\ & \text { reg } \leftarrow \text { reg } \div 2 \text {, temp } \leftarrow \text { temp }-1 \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  | W | 11 | 1 | 0 |  |  | reg | $7+n$ | 2 | $u$ | X | u | x | X | X |
|  | mem, CL | $\begin{aligned} & \text { temp } \leftarrow \text { CL, while temp } \neq 0 \text {, } \\ & \text { repeat this operation, } C Y \leftarrow \text { LSB of (mem), } \\ & \text { (mem) } \leftarrow \text { (mem) } \div 2 \text {, temp } \leftarrow \text { temp }-1 \text {, } \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  | W | mod | 1 | 0 |  |  | mem | 19/27+n | 2-4 | u | X | u | X | x | x |
|  | reg, imm8 | $\text { temp } \leftarrow \text { imm8, while temp } \neq 0 \text {, }$ <br> repeat this operation, CY $\leftarrow$ LSB of reg, $\text { reg } \leftarrow \text { reg } \div 2, \text { temp } \leftarrow \text { temp }-1$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | W | 11 | 1 | 0 |  |  | reg | $7+n$ | 3 | u | X | u | X | x | X |
|  | mem, imm8 | $\begin{aligned} & \text { temp } \leftarrow \text { imm8, while temp } \neq 0 \text {, } \\ & \text { repeat this operation, } \mathrm{CY} \leftarrow \text { LSB of (mem), } \\ & \text { (mem) } \leftarrow \text { (mem) } \div 2 \text {, temp } \leftarrow \text { temp }-1 \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | mod <br> of shi |  | 0 |  |  | mem | 19/27+n | 3-5 | u | x | u | X | X | x |
| SHRA | reg, 1 | $\mathrm{CY} \leftarrow \mathrm{LSB} \text { of reg, reg } \leftarrow \mathrm{reg} \div 2, \mathrm{~V} \leftarrow 0$ <br> MSB of operand does not change | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  | W | 11 | 1 | 1 |  |  | reg | 2 | 2 | $u$ | X | 0 | X | X | x |
|  | mem, 1 | $\begin{aligned} & \mathrm{CY} \leftarrow \text { LSB of }(\text { mem }),(\text { mem }) \leftarrow \text { (mem) } \div 2, \\ & \mathrm{~V} \leftarrow 0 \text {, MSB of operand does not change } \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  | W | mod | 1 | 1 |  |  | mem | 16/24 | 2-4 | $u$ | X | 0 | x | X | x |
|  | reg, CL | temp $\leftarrow C L$, while temp $\neq 0$, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 MSB of operand does not change | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  | W | 11 | 1 | 1 |  |  | reg | $7+n$ | 2 | u | X | U | X | X | X |
|  | mem, CL | $\text { temp } \longleftarrow C L \text {, while tem } p \neq 0 \text {, }$ <br> repeat this operation, $\mathrm{CY} \longleftarrow \operatorname{LSB}$ of (mem), $($ mem $) \leftarrow($ mem $) \div 2$, temp $\leftarrow$ temp -1 MSB of operand does not change | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  | W | mod | 1 | 1 |  |  | mem | 19/27+n | 2-4 | u | x | u | X | X | x |
|  | reg, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div 2$, temp $\leftarrow$ temp -1 MSB of operand does not change | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | W | 11 | 1 | 1 |  |  | reg | $7+n$ | 3 | $u$ | x | u | X | X | x |
|  | mem, imm8 | temp $\leftarrow$ imm8, while temp $\neq 0$, <br> repeat this operation, CY $\leftarrow$ LSB of (mem), <br> (mem) $\leftarrow$ (mem) $\div 2$, temp $\leftarrow$ temp -1 <br> MSB of operand does not change | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | W | mod | fts | 1 |  |  | mem | 19/27+n | 3-5 | u | x | U | X | x | x |





| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  | 1 |  | 076 | 5 | 3 |  | 21 | No. of Clocks | $\begin{aligned} & \text { No. of } \\ & \text { Bytes } \end{aligned}$ | Flags |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | - | 5 | 4 | 3 | 2 |  |  | AC |  |  |  | cr |  |  | v | S | z |
| Subroutine Control Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  | 19 | 1 |  |  |  |  |  |
|  | pop-value | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2, \mathrm{SP} \leftarrow \mathrm{SP}+\text { pop-value } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  | 24 | 3 |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2) \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  | 29 | 1 |  |  |  |  |  |
|  | pop-value | $\begin{aligned} & \mathrm{PC} \leftarrow(S P+1, S P), P S \leftarrow(S P+3, S P+2) \\ & S P \leftarrow S P+4, S P \leftarrow S P+\text { pop-value } \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  | 32 | 3 |  |  |  |  |  |
| Stack Manipulation Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH | mem16 | $(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow($ mem16 $), \mathrm{SP} \leftarrow \mathrm{SP}-2$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 1 | 0 | mem | 26 | 2-4 |  |  |  |  |  |
|  | reg16 | $(S P-1, S P-2) \leftarrow$ reg16, $S P$ ¢ SP - 2 | 0 | 1 | 0 | 1 | 0 |  | g |  |  |  |  |  |  | 12 | 1 |  |  |  |  |  |
|  | sreg | $(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow$ sreg, $\mathrm{SP} \leftarrow \mathrm{SP}-2$ | 0 | 0 | 0 | sr | g | 1 | 1 | 0 |  |  |  |  |  | 12 | 1 |  |  |  |  |  |
|  | PSW | $(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \mathrm{PSW}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  | 12 | 1 |  |  |  |  |  |
|  | R | Push registers on the stack | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | 67 | 1 |  |  |  |  |  |
|  | imm | $\begin{aligned} & (S P-1, S P-2) \leftarrow i m m \\ & S P \leftarrow S P-2, \text { When } S=1 \text {, sign extension } \end{aligned}$ | 0 | 1 | 1 | 0 | 1 | 0 | S | 0 |  |  |  |  |  | $\begin{aligned} & 11 / \\ & 12 \end{aligned}$ | 2-3 |  |  |  |  |  |
| POP | mem16 | $($ mem16) $\leftarrow(S P+1, S P), S P \leftarrow S P+2$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | mod | 0 | 0 | 0 | mem | 25 | 2-4 |  |  |  |  |  |
|  | reg16 | reg16 $\leftarrow(S P+1, S P), S P \leftarrow S P+2$ | 0 | 1 | 0 | 1 | 1 |  | reg |  |  |  |  |  |  | 12 | 1 |  |  |  |  |  |
|  | sreg | $\begin{aligned} & \text { sreg } \leftarrow(S P+1, S P) \text { sreg }: \text { SS, DSO, DS1 } \\ & S P \leftarrow S P+2 \end{aligned}$ | 0 | 0 | 0 | sr | g | 1 | 1 | 1 |  |  |  |  |  | 12 | 1 |  |  |  |  |  |
|  | PSW | $\mathrm{PSW} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  |  |  | 12 | 1 | R | R | R R | R | R |
|  | R | Pop registers from the stack | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  | 75 | 1 |  |  |  |  |  |
| PREPARE | imm16, imm8 | Prepare new stack frame | $\begin{aligned} & 1 \begin{array}{llllll} 1 & 0 & 1 & 0 & 0 & 0 \\ *: ~ i m m 8 ~ & = & 0: 13 \\ & \text { imm8 } & >1: & 22+20(i m m 8-1): ~ 0 d d ~ A d d r e s s ~ \end{array} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | * | 4 |  |  |  |  |  |
| DISPOSE |  | Dispose of stack frame | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  | 10 | 1 |  |  |  |  |  |
| Branch Instruction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BR | near-label | $\mathrm{PC} \leftarrow \mathrm{PC}+$ disp | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  | 13 | 3 |  |  |  |  |  |
|  | short-label | PC $\leftarrow$ PC + ext-disp8 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  | 12 | 2 |  |  |  |  |  |
|  | regptr16 | $\mathrm{PC} \leftarrow$ regptr16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 11 | 1 | 0 | 0 | reg | 11 | 2 |  |  |  |  |  |
|  | memptr16 | PC $\leftarrow$ (memptr16) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 0 | mem | 24 | 2-4 |  |  |  |  |  |
|  | far-label | PS $\leftarrow$ seg, PC $\leftarrow$ offset | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  | 15 | 5 |  |  |  |  |  |
|  | memptr32 | PS $\leftarrow$ (memptr32 + 2), PC $\leftarrow$ (memptr32) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 1 | mem | 35 | 2-4 |  |  |  |  |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  | 1 | 07 |  | 6 | 5 |  | 3 |  | 10 | No. of Clocks | No. of Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 6 | 5 | 4 | 3 | 2 |  |  |  | 4 |  | AC |  |  |  |  |  | CY* V P | S | z |
| Conditional Branch Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BV | short-label | if $\mathrm{V}=1, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BNV | short-label | if $\mathrm{V}=0, \mathrm{PC} \longleftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BC, BL | short-label | if $\mathrm{CY}=1, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BNC, BNL | short-label | if $\mathrm{CY}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BE, BZ | short-label | if $\mathrm{Z}=1, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BNE, BNZ | short-label | if $\mathrm{Z}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BNH | short-label | if $C Y O R Z=1, P C \leftarrow P C+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BH | short-label | if CY ORZ $=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BN | short-label | if $\mathrm{S}=1, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BP | short-label | if $\mathrm{S}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BPE | short-label | if $P=1, P C \leftarrow P C+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BPO | short-label | if $\mathrm{P}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BLT | short-label | if $S \times$ XOR $V=1, P C \leftarrow P C+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BGE | short-label | if $S$ XOR $V=0, P C \leftarrow P C+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BLE | short-label | if ( $(X O R V) O R Z=1, P C \leftarrow P C+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| BGT | short-label | if ( $S$ XOR V) OR $\mathrm{Z}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  | 14/4 | 2 |  |  |  |  |
| DBNZNE | short-label | $\begin{aligned} & \mathrm{CW} \leftarrow \mathrm{CW}-1 \\ & \text { if } \mathrm{Z}=0 \text { and } \mathrm{CW} \neq 0, \mathrm{PC} \leftarrow \mathrm{PC}+\text { ext-disp8 } \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  | 14/5 | 2 |  |  |  |  |
| DBNZE | short-label | $\begin{aligned} & \mathrm{CW} \leftarrow \mathrm{CW}-1 \\ & \text { if } \mathrm{Z}=1 \text { and } \mathrm{CW} \neq 0, \mathrm{PC} \leftarrow \mathrm{PC}+\text { ext-disp8 } \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  | 14/5 | 2 |  |  |  |  |
| DBNZ | short-label | $\begin{aligned} & \mathrm{CW} \leftarrow \mathrm{CW}-1 \\ & \text { if } \mathrm{CW} \neq 0, \mathrm{PC} \leftarrow \mathrm{PC}+\text { ext-disp8 } \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  | 13/5 | 2 |  |  |  |  |
| BCWZ | short-label | if $\mathrm{CW}=0, \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  | 13/5 | 2 |  |  |  |  |
| Interrupt Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK | 3 | $\begin{aligned} & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S, \\ & (S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & I E \leftarrow 0, B R K \leftarrow 0 \\ & P S \leftarrow(15,14), P C \leftarrow(13,12) \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  | 58 | 1 |  |  |  |  |
|  | $\begin{array}{r} i m m 8 \\ (\neq 3) \\ \vdots \end{array}$ | $\begin{aligned} & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S, \\ & (S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & I E \leftarrow 0, B R K \leftarrow 0 \\ & P C \leftarrow(n \times 4,+1, n \times 4) \\ & P S \leftarrow(n \times 4+3, n \times 4+2) n=i m m 8 \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  | 58 | 2 |  |  |  |  |


| Mnemonic | Operand | Operation |  | peratio | in Cor |  | 21 |  | 0 | 76 | 5 | 5 | 4 | 32 | 21 | 0 | No. of Clocks | No. of Bytes | AC |  | Flags | S |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Instructions (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRKV |  | $\begin{aligned} & \text { When } V=1 \\ & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S \text {, } \\ & (S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & I E \leftarrow 0, B R K \leftarrow 0 \\ & P S \leftarrow(19,18), P C \leftarrow(17,16) \end{aligned}$ | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  | 60/3 | 1 |  |  |  |  |  |
| RETI |  | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2), \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+5, \mathrm{SP}+4), \mathrm{SP} \leftarrow \mathrm{SP}+6 \end{aligned}$ |  | $10$ |  |  |  |  |  |  |  |  |  |  |  |  | 39 | 1 | R | R | R | R | R |
| CHKIND | reg16, mem32 | $\begin{aligned} & \text { When }(\text { mem32) > reg16 or }(\text { mem } 32+2)<\text { reg16 } \\ & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S, \\ & (S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & I E \leftarrow 0, B R K \leftarrow 0, \\ & P S \leftarrow(23,22), P C \leftarrow(21,20) \end{aligned}$ |  | $\begin{aligned} & 11 \\ & 6 \end{aligned}$ |  | $\begin{array}{ll} 0 & 0 \\ 2 \end{array}$ | $01$ |  |  |  |  |  |  |  | mem |  | $\begin{aligned} & 81-84 / \\ & 26 \end{aligned}$ | 2-4 |  |  |  |  |  |
| BRKEM | imm8 | $\begin{aligned} & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \leftarrow P S, \\ & (S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & M D \leftarrow 0, P C \leftarrow(n \times 4+1, n \times 4) \\ & P S \leftarrow(n \times 4+3, n \times 4+2), n=i m m 8 \end{aligned}$ | 0 | $00$ | 0 |  |  |  |  |  |  |  |  |  | 11 | 1 | 58 | 3 |  |  |  |  |  |
| CPU Control Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| HALT |  | CPU Halt | 1 | 11 | 1 | 01 | 10 |  | 0 |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |
| BUSLOCK |  | Bus Lock Prefix | 1 | 11 | 1 | 00 | 00 |  | 0 |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |
| FP01 | fp-op | No Operation | 1 | 10 | 1 | 1 X | X X |  | X | 11 | Y | $Y$ | Y Y | Y $Z$ | Z Z | Z | 2 | 2 |  |  |  |  |  |
|  | fp-op, mem | data bus $\leftarrow$ (mem) | 1 | 10 | 1 | 1 X | X X |  | X | mod | Y | $Y$ | Y Y | $Y$ | mem |  | 15 | 2-4 |  |  |  |  |  |
| FP02 | fp-op | No Operation | 0 | 11 | 0 | 01 | 11 |  | X | 11 | Y | $Y$ | Y Y | Y Z | Z Z | Z | 2 | 2 |  |  |  |  |  |
|  | fp-op, mem | data bus $\leftarrow$ (mem) | 0 | 11 | 0 | 01 | 11 | X | X | mod | Y | $Y$ | Y Y | Y | mem |  | 15 | 2-4 |  |  |  |  |  |
| POLL |  | Poll and wait |  | $\begin{array}{ll} 0 & 0 \\ n: n \\ & n \end{array}$ | $\begin{gathered} 1 \\ \text { umb } \end{gathered}$ | $\begin{array}{ll} 10 \\ \text { ber of } \end{array}$ | $\begin{aligned} & 01 \\ & \text { of tim } \end{aligned}$ |  |  | OLL pi | pin | is | sam | mple |  |  | $2+5 n$ | 1 |  |  |  |  |  |
| NOP |  | No Operation | 1 | 00 | 10 | 00 | 00 |  | 0 |  |  |  |  |  |  |  | 3 | 1 |  |  |  |  |  |
| DI |  | $\mathrm{IE} \leftarrow 0$ | 1 | 11 | 1 | 10 | 01 | 0 | 0 |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |
| El |  | $\mathrm{IE} \leftarrow 1$ | 1 | 11 | 1 | 10 | 01 |  | 1 |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |
| 8080 Mode Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RETEM |  | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP}), \mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2), \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+5, \mathrm{SP}+4), \mathrm{SP} \leftarrow \mathrm{SP}+6 \end{aligned}$ | 1 | 11 | 0 | 11 | 10 |  | 1 | 11 | 1 | 1 | 1 | 11 | 10 | 1 | 39 | 2 | R | R | R R | R | R |
| CALLN | imm8 | $\begin{aligned} & (S P-1, S P-2) \leftarrow P S W,(S P-3, S P-4) \\ & \leftarrow P S,(S P-5, S P-6) \leftarrow P C, S P \leftarrow S P-6 \\ & M D \leftarrow 1, P C \leftarrow(n \times 4+1, n \times 4) \\ & P S \leftarrow(n \times 4+3, n \times 4+2), n=\text { imm } 8 \end{aligned}$ | 1 | 11 | 0 | 11 | 10 |  | 1 | 11 | 1 | 1 | 0 | 11 | 10 | 1 | 58 | 3 |  |  |  |  |  |

## Packaging Information

40-Pin Plastic DIP Package (600 mil)


| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 53.34 max | 2.1 max |
| B | 2.54 max | . 10 max |
| C | 2.54 [T.P.] | . 10 [T.P.] |
| D | . $5 \pm .10$ | $.02+.004$ |
| E | $48.26 \pm .1$ | $1.9 \pm .004$ |
| F | 1.2 min | . 047 min |
| G | $3.6 \pm 0.3$ | . $142 \pm .012$ |
| H | . 51 min | . 02 min |
| I | 4.31 max | . 17 max |
| J | 5.72 max | . 226 max |
| K | 15.24 [T.P.] | . 60 [T.P.] |
| L | 13.2 | . 52 |
| M | $\begin{array}{r} +.10 \\ .25 \\ -.05 \end{array}$ | $\begin{array}{rr} +.004 \\ & .01 \\ -.003 \end{array}$ |
| N | . 25 | . 01 |



Notes: 1. Each lead centerine is located within 0.25 mm [ 0.01 inch] of its true position [T.P.] at maximum material condition.
2. Item "K" to center of leads when formed parallel.

$$
\begin{aligned}
& \vdots \\
& \vdots
\end{aligned}
$$

$$
\lambda
$$

## Packaging Information (cont)

## 40-Pin Cerdip Package



## REGIONAL SALES AND

 ENGINEERING SUPPORT OFFICES
## NORTHEAST

Twenty Burlington Mall Road, Suite 449 Burlington, MA 01803
TEL 617-272-1774 TWX 710-348-6515

## SOUTHEAST

Radice Corporate Center
600 Corporate Drive, Suite 412
Fort Lauderdale, FL 33334
TEL 305-776-0682 TWX 759839

## MIDWEST

3025 West Salt Creek Lane, Suite 300
Arlington Heights, IL 60005
TEL 312-577-9090 TWX 910-687-1492
SOUTHCENTRAL
16475 Dallas Parkway, Suite 380
Dallas, TX 75248
TEL 214-931-0641
TWX 910-860-5284
SOUTHWEST
200 East Sandpointe, Building 8 Suite 460
Santa Ana, CA 92707
TEL 714-546-0501 TWX 759845
NORTHWEST
10080 North Wolfe Road, SW3 Suite 360
Cupertino, GA 95014
TEL 408-446-0650 TLX 595497

## DISTRICT OFFICES

200 Broadhollow Road, Suite 302
Route 110
Melville, NY 11747
TEL 516-423-2500 TWX 510-224-6090
Beechwood Office Park
385 South Road
Poughkeepsie, NY 12601
TEL 914-452-4747 TWX 510-248-0066
200 Perinton Hills Office Plaza
Fairport, NY 14615
TEL 716-425-4590 TWX 510-100-8949
5720 Peachtree Parkway, Suite 120
Norcross, GA 30092
TEL 404-447-4409 TWX 910-997-0450
7257 Parkway Drive, Suite 109
Hanover, MD 21076
TEL 301-796-3944 TLX 759847
29200 Southfield Road, Suite 208

## Southfield, MI 48076

TEL 313-559-4242 TWX 810-224-4625
Busch Corporate Center
6480 Busch Blvd., Suite 121
Columbus, OH 43229
TEL 614-436-1778 TWX 510-101-1771
8030 Cedar Avenue South, Suite 229
Bloomington, MN 55420
TEL 612-854-4443 TWX 910-997-0726

## DISTRICT OFFICES [cont]

Echelon Building 2
9430 Research Boulevard, Suite 330
Austin, TX 78759
TEL 512-346-9280
6150 Canoga Avenue, Suite 112
Woodland Hills, CA 91367
TEL 818-716-1535 TWX 559210
Lincoln Center Building
10300 S.W. Greenburg Road, Suite 540 .
Portland, OR 97223
TEL 503-245-1600

## NATICK TECHNOLOGY CENTER

One Natick Executive Park
Natick, MA $0176 Q$
TEL 617-655-8833 TWX 710-386-2110

No part of this document may be copied or reproduced in any form or by any means without the pricr written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by fescription, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

