# NEC Electronics Inc.

#### 0108 (V20) HIGH-PERF -BIT MICROPR

## PRELIMINARY INFORMATION

### Description

The  $\mu$ PD70108 (V20) is a CMOS 16-bit microprocessor with internal 16-bit architecture and an 8-bit external data bus. The  $\mu$ PD70108 instruction set is a superset of the  $\mu$ PD8086/8088; however, mnemonics and execution times are different. The  $\mu$ PD70108 additionally has a powerful instruction set including bit processing, packed BCD operations, and high-speed multiplication/ division operations. The  $\mu$ PD70108 can also emulate the functions of an 8080 and comes with a standby mode that significantly reduces power consumption. It is software-compatible with the  $\mu$ PD70116 16-bit microprocessor.

#### Features

- Minimum instruction execution time: 250 ns (at 8 MHz)
- Maximum addressable memory: 1 Mbytes
- Abundant memory addressing modes
- □ 14 x 16-bit register set
- 101 instructions
- □ Instruction set is a superset of  $\mu$ PD8086/8088 instruction set
- □ Bit, byte, word, and block operations
- □ Bit field operation instructions
- Packed BCD operation instructions
- □ Multiplication/division instructions execution time:  $4 \mu s$  to  $6 \mu s$  (at 8 MHz)
- High-speed block transfer instructions:
   1 Mbytes/s (at 8 MHz)
- High-speed calculation of effective addresses:
   2 clock cycles in any addressing mode
- Maskable (INT) and nonmaskable (NMI) interrupt inputs
- □ IEEE-796 bus compatible interface
- □ 8080 emulation functions
- □ CMOS technology
- □ Low power consumption
- □ Standby function
- □ Single power supply
- □ 5 MHz or 8 MHz clock

#### **Ordering Information**

Part Number	Package Type	Max Frequency of Operation
µPD70108C-5	40-pin plastic DIP	5 MHz
µPD70108C-8	40-pin plastic DIP	8 MHz
µPD70108D-5	40-pin ceramic DIP	5 MHz
µPD70108D-8	40-pin ceramic DIP	8 MHz
µPD70108G-5	52-pin flat pack	5 MHz
µPD70108G-8	52-pin flat pack	8 MHz

#### **Pin Configuration**

terrupt

		5		
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			40	
	A14 2 2		39	A15
	A13 3		38	A16/PS0
	A12 4		37	] A17/PS1
	A11 0 5		36	A18/PS2
	A10 6		35	A19/PS3
	A9 7		34	LBS0 [HIGH]
	A8 0 8		33	S/LG
	AD7 0 9	g	32	RD
• •	AD6 0 10	uPD70108	31	HLDRQ [RQ/AK0]
	AD5 [ 11	DA	30	HLDAK [RQ/AK1]
	AD4 12	4	29	WR [BUSLOCK]
	AD3 13		28	] IO/M [BS2]
	AD2 14			BUFR/W [BS1]
	AD1 15		26	BUFEN [BS0]
	AD0 16		25	ASTB [QS0]
• •			24	INTAK [QS1]
			23	POLL
	CLK [ 19		22	READY
	GND 20		21	RESET

## **Pin Functions**

Some pins of the  $\mu$ PD70108 have different functions according to whether the microprocessor in used in a small- or large-scale system. Other pins to otion the same way in either type of system.

#### A15 - A8 [Address Bus]

For small- and large-scale systems.


The CPU uses these pins to output the middle 8 bits of the 20-bit address data. They are three-state output and become high impedance during hold acknowledge.

#### AD<sub>7</sub> - AD<sub>0</sub> [Address/Data Bus]

For small- and large-scale systems.

The CPU uses these pins as the time-multiplexed address and data bus. When high, an AD bit is a one; when low, an AD bit is a zero. This bus contains the lower 8 bits of the 20-bit address during T1 of the bus cycle and is used as an 8-bit data bus during T2, T3, and T4 of the bus cycle.

Sixteen-bit data I/O is performed in two steps. The low byte is sent first, followed by the high byte. The address/data bus is a three-state bus and can be at a high or low evel during standby mode. The bus will be high impedance during hold and interrupt acknowledge.





# μΡD70108 (V20)

#### **Pin Identification**

No.	Symbol	Direction	Function			
	IC*		Internally connected			
2 - 8	A <sub>14</sub> - A <sub>8</sub>	Out	Address bus, middle bits			
9 - 16	AD <sub>7</sub> - AD <sub>0</sub>	In/Out	Address/data bus			
17	NMI	In	Nonmaskable interrupt input			
18	INT	In	Maskable interrupt input			
19	CLK	In	Clock input			
20	GND	124	Ground potential			
21	RESET	In	Reset input			
22	READY	In	Ready input			
23	POLL	In	Poll input			
24	INTAK (QS <sub>1</sub> )	Out	Interrupt acknowledge output (queue status bit 1 output)			
25	ASTB (QS <sub>0</sub> )	Out	Address strobe output (queue status bit 0 output)			
26	BUFEN (BS <sub>0</sub> )	Out	Buffer enable output (bus status bit 0 output)			
27	BUFR/W (BS <sub>1</sub> )	Out	Buffer read/write output (bus status bit 1 output)			
28	10/丽 (BS <sub>2</sub> )	Out	Access is I/O or memory (bus status bit 2 output)			
29	WR (BUSLOCK)	Out	Write strobe output (bus lock output)			
30	HLDAK (RQ/AK <sub>1</sub> )	Out (In/Out)	Holdacknowledgeoutput, (bus hold request input/ acknowledge output 1)			
31	HLDRQ (RQ/AK <sub>o</sub> )	In (In/Out)	Hold request input (bus hold request input/ acknowledge output 0)			
32	RD	Out	Read strobe output			
33	S/LG	In	Small-scale/large-scale system input			
34	LBS <sub>0</sub> (HIGH)	Out	Latched bus status output 0 (always high in large-scale systems)			
35 - 38	A <sub>19</sub> /PS <sub>3</sub> - A <sub>16</sub> /PS <sub>0</sub>	Out	Address bus, high bits or processor status output			
39	A <sub>15</sub>	Out	Address bus, bit 15			
40	V <sub>DD</sub>		Power supply			

Notes: \* IC should be connected to ground.

Where pins have different functions in small- and largescale systems, the large-scale system pin symbol and function are in parentheses.

Unused input pins should be tied to ground or  $V_{DD}$  to minimize power dissipation and prevent the flow of potentially harmful currents.

#### NMI [Nonmaskable Interrupt]

For small- and large-scale systems.

This pin is used to input nonmaskable interrupt requests. NMI cannot be masked by software. This input is positive edge triggered and can be sensed during any clock cycle. Actual interrupt processing begins, however, after completion of the instruction in progress.

The contents of interrupt vector 2 determine the starting address for the interrupt-servicing routine. Note that a hold request will be accepted even during NMI acknowledge.

This interrupt will cause the  $\mu$ PD70108 to exit the standby mode.

#### INT [Maskable Interrupt]

For small- and large-scale systems.

This pin is an interrupt request that can be masked by software.

INT is active high level and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag IE is set). The CPU outputs the INTAK signal to inform external devices that the interrupt request has been granted.

If NMI and INT interrupts occur at the same time, NMI has higher priority than INT and INT cannot be accepted. A hold request will be accepted during INT acknowledge.

This interrupt causes the  $\mu$ PD70108 to exit the standby mode.

#### CLK [Clock]

For small- and large-scale systems.

This pin is used for external clock input.

#### **RESET** [Reset]

For small- and large-scale systems.

This pin is used for the CPU reset signal. It is an active high level. Input of this signal has priority over all other operations. After the reset signal input returns to a low level, the CPU begins execution of the program starting at address FFFF0H.

In addition to causing normal CPU start, RESET input will cause the  $\mu$ PD70108 to exit the standby mode.

#### **READY** [Ready]

For small- and large-scale systems.

When the memory or I/O device being accessed cannot complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low level) and requesting a read/write cycle delay.

If the READY signal is active (high level) during either the T3 or Tw state, the CPU will not generate a wait state.



#### POLL [Poll]

For small- and large-scale systems.

The CPU checks this input upon execution of the POLL instruction. If the input is low, then execution continues. If the input is high, the CPU will check the POLL input every five clock cycles until the input becomes low again.

樹

The POLL and READY functions are used to synchronize CPU program execution with the operation of external devices.

#### **RD** [Read Strobe]

For small- and large-scale systems.

The CPU outputs this strobe signal during data read from an I/O device or memory. The IO/M signal is used to select between I/O and memory. The signal's output is three state and becomes high impedance during hold acknowledge.

#### S/LG [Small/Large]

For small- and large-scale systems.

This signal determines the operation mode of the CPU. This signal is fixed at either a high or low level. When this signal is a high level, the CPU will operate in smallscale system mode, and when low, in the large-scale system mode. A small-scale system will have at most one bus master such as a DMA controller device on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.

Pins 24 to 31 and pin 34 function differently depending on the operating mode of the CPU. Separate nomenclature is adopted for these signals in the two operation modes.

		Function	
Pin No.	S/Lä-high	S/LG-low	
24	INTAK	QS <sub>1</sub>	
25	ASTB	QS <sub>0</sub>	
26	BUFEN	BS <sub>0</sub>	
27	BUFR/W	BS <sub>1</sub>	
28	10/M	BS <sub>2</sub>	
29	WR	BUSLOCK	
30	HLDAK	RQ/AK1	
31	HLDRQ	RQ/AK0	
34	LBS <sub>0</sub>	Always high	

#### INTAK [Interrupt Acknowledge]

For small-scale systems.

The CPU generates the INTAK signal low when it accepts an INT signal.

The interrupting device synchronizes with this signal and outputs the interrupt vector to the CPU via the data bus  $(AD_7 - AD_0)$ .

#### ASTB [Address Strobe]

For small-scale systems.

The CPU outputs this strobe signal to latch address information at an external latch.

#### BUFEN [Buffer Enable]

For small-scale systems.

This is used as the output enable signal for an external bidirectional buffer. The CPU generates this signal during data transfer operations with external memory or I/O devices or during input of an interrupt vector.

#### BUFR/W [Buffer Read/Write]

For small-scale systems.

The output of this signal determines the direction of data transfer with an external bidirectional buffer. A high output causes transmission from the CPU to the external device; a low signal causes data transfer from the external device to the CPU.

#### IO/M [IO/Memory]

For small-scale systems.

The CPU generates this signal to specify either I/O access or memory access. A high-level output specifies I/O and a low-level signal specifies memory.

IO/M's output is three state and becomes high impedance during hold acknowledge.

#### WR [Write Strobe]

For small-scale systems.

The CPU generates this strobe signal during data write to an I/O device or memory. Selection of either I/O or memory is performed by the IO/M signal.

WR's output is three state and becomes high impedance during hold acknowledge.

#### HLDAK [Hold Acknowledge]

For small-scale systems.

The HLDAK signal is used to indicate that the CPU accepts the hold request signal (HLDRQ). When this signal is a high level, the address bus, address/data bus, and the control lines become high impedance.

#### HLDRQ [Hold Request]

For small-scale systems.

This input signal is used by external devices to request the CPU to release the address bus, address/data bus, and the control bus.



HC

# LBS<sub>0</sub> [Latched Bus Status 0]

For small-scale systems.

The CPU uses this signal along with the  $IO/\overline{M}$  and  $BUF\overline{R}/W$  signals to inform an external device what the current bus cycle is.

10/M	BUFR/W	LBSO	Bus Cycle			
0	0	0	Program fetch			
0	0	1	Memory read			
0	1	0	Memory write			
0	1	1	Passive state			
1	0	0	Interrupt acknowledge			
1	0	1	I/O read			
1	1	0	I/O write			
1	1	1	Halt			

#### A<sub>19</sub>/PS<sub>3</sub> - A<sub>16</sub>/PS<sub>0</sub> [Address Bus/Processor Status] For small- and large-scale systems.

These pins are time multiplexed to operate as an address bus and as processor status signals.

When used as the address bus, these pins are the high 4 bits of the 20-bit memory address. During I/O access, all 4 bits output data 0.

The processor status signals are provided for both memory and I/O use.  $PS_3$  is always 0 in the native mode and 1 in 8080 emulation mode. The interrupt enable flag (IE) is pin on pin  $PS_2$ . Pins  $PS_1$  and  $PS_0$  indicate which memory segment is being accessed.

A17/PS1	A16/PS0	Segment	
0	0	Data segment 1	
0	1	Stack segment	
1	0	Program segment	
1	1	Data segment 0	

The output of these pins is three state and becomes high impedance during hold acknowledge.

#### QS<sub>1</sub>, QS<sub>0</sub> [Queue Status]

For large-scale systems.

The CPU uses these signals to allow external devices, such as the floating-point arithmetic processor chip, ( $\mu$ PD72091) to monitor the status of the internal CPU instruction queue.

QS <sub>1</sub>	QS <sub>0</sub>	Instruction Queue Status
0	0	NOP (queue does not change)
0	1	First byte of instruction
1	0	Flush queue
1	1	Subsequent bytes of instruction

The instruction queue status indicated by these signals is the status when the execution unit (EXU) accesses the instruction queue. The data output from these pins is therefore valid only for one clock cycle immediately following queue access. These status signals are provided so that the floating-point processor chip can monitor the CPU's program execution status and synchronize its operation with the CPU when control is passed to it by the FPO (Floating Point Operation) instructions.

#### BS<sub>2</sub> - BS<sub>0</sub> [Bus Status]

For large-scale systems.

The CPU uses these status signals to allow an external bus controller to monitor what the current bus cycle is.

The external bus controller decodes these signals and generates the control signals required to perform access of the memory or I/O device.

BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	Bus Cycle			
0	0	0	Interrupt acknowledge			
0	0	1	I/O read			
0	1	0	I/O write			
0	1	1	Halt			
1	0	0	Program fetch			
1	0	1	Memory read			
1	1	0	Memory write			
1	1	1	Passive state			

The output of these signals is three state and becomes high impedance during hold acknowledge.

#### BUSLOCK [Bus Lock]

For large-scale systems.

The CPU uses this signal to secure the bus while executing the instruction immediately following the BUSLOCK prefix instruction. It is a status signal to the other bus masters in a multiprocessor system inhibiting them from using the system bus during this time.

The output of this signal is three state and becomes high impedance during hold acknowledge. BUSLOCK is high during standby mode except if the HALT instruction has a BUSLOCK prefix.

#### **RQ/AK<sub>1</sub>, RQ/AK<sub>0</sub> [Hold Request/Acknowledge]** For large-scale systems.

These pins function as bus hold request inputs ( $\overline{RQ}$ ) and as bus hold acknowledge outputs ( $\overline{AK}$ ).  $\overline{RQ}/\overline{AK_0}$  has a higher priority than  $\overline{RQ}/\overline{AK_1}$ .

These pins have three-state outputs with on-chip pullup resistors which keep the pin at a high level when the output is high impedance.



#### V<sub>DD</sub> [Power Supply]

For small- and large-scale systems.

This pin is used for the +5 V power supply.

#### GND [Ground]

For small- and large-scale systems.

This pin is used for ground.

#### IC [Internally Connected]

This pin is used for tests performed at the factory by NEC. The  $\mu$ PD70108 is used with this pin at ground potential.

#### **Absolute Maximum Ratings**

 $T_A = +25 \,^{\circ}C$ 

-0.5 V to +7.0 V
+0.5 W
-0.5 V to V <sub>DD</sub> + 0.3 V
-0.5 V to V <sub>DD</sub> + 1.0 V
-0.5 V to V <sub>DD</sub> + 0.3 V
-40 °C to +85 °C
-65 °C to +150 °C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Capacitance

 $T_A = +25 \,^{\circ}C, V_{DD} = 0 \,^{\circ}V$ 

		Limits			Test	
Parameter	Symbol	Min	Max	Unit	Conditions	
Input capacitance	CI		15	pF	fc = 1 MHz Unmeasured pins	
I/O capacitance	CIO		15		returned to 0 V	

#### **DC Characteristics**

 $\mu$ PD70108-5, T<sub>A</sub> = -40 °C to +85 °C, V<sub>DD</sub> = +5 V ± 10%  $\mu$ PD70108-8, T<sub>A</sub> = -10 °C to +70 °C, V<sub>DD</sub> = +5 V ± 5%

			Limi	ts		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage high	VIH	2.2		V <sub>DD</sub> + 0.3	v	
Input voltage Iow	VIL	-0.5		0.8	v	
CLK input voltage high	V <sub>KH</sub>	3.9		V <sub>DD</sub> + 1.0	۷	1
CLK input voltage low	V <sub>KL</sub>	-0.5		0.6	۷	
Output voltage high	V <sub>OH</sub>	0.7 x V <sub>DD</sub>			v	$I_{OH} = -400 \mu$
Output voltage low	V <sub>OL</sub>			0.4	v	I <sub>OL</sub> = 2.5 mA
Input leakage current high	ILIH			10	μA	$V_I = V_{DD}$
Input leakage current low	ILIL			-10	μA	$V_I = 0 V$
Output leakage current high	ILOH			10	μA	$V_0 = V_{DD}$
Output leakage current low	ILOL			-10	μA	$V_0 = 0 V$
		70108-5	30	60	mA	Normal operation
Supply current	IDD _	5 MHz	5	10	mA	Standby mode
	00 -	70108-8	45	80	mA	Normal operation
		8 MHz	6	12	mA	Standby mode



# NEC

C

#### **AC Characteristics**

 $\mu$ PD70108-5, T<sub>A</sub> = 10 °C to +85 °C, V<sub>DD</sub> = 5 V ± 10%  $\mu$ PD70108-8, T<sub>A</sub> = 40 °C to +70 °C, V<sub>DD</sub> = 5 V ± 5%

		µPD701	08-5	μ <b>7010</b>	8-8		Test Conditions
Parameter	Symbol	Min	Max	Min	Max	Unit	
Small/Large Scale							
Clock cycle	tсук	200	500	125	500	ns	
Clock pulse width high	tккн	69		50		ns	V <sub>KH</sub> = 3.0 V
Clock pulse width low	<sup>t</sup> KKL	90		60		ns	$V_{KL} = 1.5 V$
Clock rise time	t <sub>KR</sub>		10		8	ns	1.5 V to 3.0 V
Clock fall time	t <sub>KF</sub>		10		7	ns	3.0 V to 1.5 V
READY inactive setup to CLK	<b>t</b> SRYLK	8		-8		ns	
READY inactive hold after CLK1	t <sub>HKRYH</sub>	30		20		ns	
READY active setup to CLK1	<b>t</b> SRYHK	t <sub>KKL</sub> – 8		t <sub>KKL</sub> – 8		ns	
READY active hold after CLK1	t <sub>HKRYL</sub>	30		20		ns	
Data setup time to CLK ↓	<b>t</b> SDK	30		20		ns	
Data hold time after CLK \$	tнкр	10		10		ns	
NMI, INT, POLL setup time to CLK 1	t <sub>SIK</sub>	30		15		ns	
Input rise time (except CLK)	t <sub>IR</sub>		20		20	ns	0.8 V to 2.2 V
Input fall time (except CLK)	tiF		12		12	ns	2.2 V to 0.8 V
Output rise time	toR		20		20	ns	0.8 V to 2.2 V
Output fall time	tOF		12		12	ns	2.2 V to 0.8 V
Small Scale							
Address delay time from CLK	t <sub>DKA</sub>	10	90	10	60	ns	
Address hold time from CLK	t <sub>HKA</sub>	10		10		ns	
PS delay time from CLK ↓	tDKP	10	90	10	60	ns	
PS float delay time from CLK 1	t <sub>FKP</sub>	10	80	10	60	ns	
Address setup time to ASTB ↓	tSAST	t <sub>KKL</sub> — 60		t <sub>KKL</sub> - 30		ns	
Address float delay time from CLK ↓	t <sub>FKA</sub>	tнка	80	tнка	60	ns	$C_L = 100 \text{ pF}$
ASTB <sup>†</sup> delay time from CLK <sup>↓</sup>	t <sub>DKSTH</sub>		80		50	ns	
ASTB I delay time from CLK 1	<b>t</b> DKSTL		85		55	ns	
ASTB width high	tSTST	t <sub>KKL</sub> - 20		t <sub>KKL</sub> - 10		ns	
Address hold time from ASTB ↓	tHSTA	t <sub>KKH</sub> — 10	and the second	t <sub>KKL</sub> - 10		ns	

ju:

AC Characteristics (cont)  $\mu$ PD70108-5, T<sub>A</sub> = 40 °C to +85 °C, V<sub>DD</sub> = 5 V ± 10%  $\mu$ PD70108-8, T<sub>A</sub> = 10 °C to +70 °C, V<sub>DD</sub> = 5 V ± 5%

		μ <b>PD701</b>	08-5	μ <b>PD701</b>	08-8		Test
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Small Scale (cont)							
Control delay time from CLK	<b>t</b> DKCT	10	110	10	65	ns	
Address float to RD↓	tAFRL	0		0		ns	
RD ↓ delay time from CLK	t <sub>DKRL</sub>	10	165	10	80	ns	
RD 1 delay time from CLK ↓	t <sub>DKRH</sub>	10	150	10	80	ns	
Address delay time from RD 1	tDRHA	t <sub>CYK</sub> - 45		t <sub>CYK</sub> - 40		ns	
RD width low	t <sub>RR</sub>	2t <sub>CYK</sub> - 75	3	2t <sub>CYK</sub> - 50		ns	$C_L = 100 \text{ pF}$
Data output delay time from CLK↓	t <sub>dkd</sub>	10	90	10	60	ns	
Data float delay time from CLK ↓	t <sub>FKD</sub> 10	80	10	60	ns		
WR width low	tww	2t <sub>CYK</sub> - 60		2t <sub>CYK</sub> - 40		ns	
HLDRQ setup time to CLK 1	tSHQK	35		20		ns	
HLDAK delay time from CLK ↓	t <sub>DKHA</sub>	10	160	10	100	ns	
Large Scale							
Address delay time from CLK	t <sub>DKA</sub>	10	90	10	60	ns	
Address hold time from CLK	t <sub>HKA</sub>	10		10		ns	
PS delay time from CLK ↓	t <sub>DKP</sub>	10	90	10	60	ns	
PS float delay time from CLK 1	t <sub>FKP</sub>	10	80	10	60	ns	
Address float delay time from CLK ↓	t <sub>FKA</sub>	t <sub>HKA</sub>	80	t <sub>HKA</sub>	60	ns	
Address delay time from RD 1	t <sub>DRHA</sub>	t <sub>СҮК</sub> — 45		t <sub>CYK</sub> - 40		ns	
ASTB delay time from BS ↓	tDBST		15		15	ns	
BS↓delay time from CLK 1	t <sub>DKBL</sub>	10	110	10	60	ns	
BS ↑ delay time from CLK ↓	t <sub>DKBH</sub>	10	130	10	65	ns	
RD ↓ delay time from address float	tDAFRL	0		0		ns	$C_L = 100 \text{ pF}$
RD ↓ delay time from CLK ↓	<sup>t</sup> DKRL	10	165	10	80	ns	
RD ↑ delay time from CLK ↓	t <sub>DKRH</sub>	10	150	10	80	ns	
RD width low	t <sub>RR</sub>	2t <sub>CYK</sub> - 75		2t <sub>CYK</sub> - 50		ns	
Data output delay time from CLK↓	t <sub>DKD</sub>	10	90	10	60	ns	
Data float delay time from CLK 1	t <sub>FKD</sub>	10	80	10	60	ns	
ĀK delay time from CLK ↓	t <sub>DKAK</sub>		70		50	ns	
RQ setup time to CLK 1	t SRQK	20		10		ns	
RQ hold time after CLK 1	<b>t</b> HKRQ	40		30		ns	à


C


\$



\*\*


#### **Timing Waveforms**








## **Timing Waveforms (cont)**









=

\*

μ**PD70108 (V20)** 

#### **Timing Waveforms (cont)**








\$

## **Timing Waveforms (cont)**



# NEC

#### **Register Configuration**

#### Program Counter [PC]

The program counter is a 16-bit binary counter that contains the segment offset address of the next instruction which the EXU is to execute.

The PC increments each time the microprogram fetches an instruction from the instruction queue. A new location value is loaded into the PC each time a branch, call, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Pointer (PFP).

#### Prefetch Pointer [PFP]

The prefetch pointer (PFP) is a 16-bit binary counter which contains a segment offset which is used to calculate a program memory address that the bus control unit (BCU) uses to prefetch the next byte for the instruction queue. The contents of PFP are an offset from the PS (Program Segment) register.

The PFP is incremented each time the BCU prefetches an instruction from the program memory. A new location will be loaded into the PFP whenever a branch, call, return, or break instruction is executed. At that time the contents of the PFP will be the same as those of the PC (Program Counter).

#### Segment Registers [PS, SS, DS<sub>0</sub>, and DS<sub>1</sub>]

The memory addresses accessed by the  $\mu$ PD70108 are divided into 64K-byte logical segments. The starting (base) address of each segment is specified by a segment register, and the offset from this starting address is specified by the contents of another register or by the effective address.

These are the four types of segment registers used.

Segment Register	Default Offset
PS (Program Segment)	PFP
SS (Stack Segment)	SP, effective address
DS <sub>0</sub> (Data Segment 0)	IX, effective address
DS <sub>1</sub> (Data Segment 1)	IY

#### General-Purpose Registers [AW, BW, CW, and DW]

There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8-bit registers by dividing them into their high and low bytes (AH, AL, BH, BL, CH, CL, DH, DL).

Each register is also used as a default register for processing specific instructions. The default assignments are:

AW: Word multiplication/division, word I/O, data conversion

- AL: Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation
- AH: Byte multiplication/division
- **BW: Translation**
- CW: Loop control branch, repeat prefix
- CL: Shift instructions, rototation instructions, BCD operations
- DW: Word multiplication/division, indirect addressing I/O

#### Pointers [SP, BP] and Index Registers [IX, IY]

These registers serve as base pointers or index registers when accessing the memory using based addressing, indexed addressing, or based indexed addressing.

These registers can also be used for data transfer and arithmetic and logical operations in the same manner as the general-purpose registers. They cannot be used as 8-bit registers.

Also, each of these registers acts as a default register for specific operations. The default assignments are:

- SP: Stack operations
- IX: Block transfer (source), BCD string operations
- IY: Block transfer (destination), BCD string operations

#### Program Status Word [PSW]

The program status word consists of the following six status and four control flags.

#### Status Flags

- V (Overflow)
- MD (Mode)
- DIR (Direction)

BRK (Break)

IE (Interrupt Enable)

- S (Sign)
   Z (Zero)
- AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

When the PSW is pushed on the stack, the word images of the various flags are as shown here.

PSW															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
М	1	1	1	٧	D	1	В	S	Ζ	0	A	0	Ρ	1	C
D					1	Ε	R				С				Y
					R		Κ								

The status flags are set and reset depending upon the result of each type of instruction executed.

Instructions are provided to set, reset, and complement the CY flag directly.

Other instructions set and reset the control flags and control the operation of the CPU.




#### **High-Speed Execution of Instructions**


This section highlights the major architectural features that enhance the performance of the  $\mu$ PD70108.

- Dual data bus in EXU
- Effective address generator
- 16/32-bit temporary registers/shifters (TA, TB)
- 16-bit loop counter
- PC and PFP

#### **Dual Data Bus Method**

To reduce the number of processing steps for instruction execution, the dual data bus method has been adopted for the  $\mu$ PD70108 (figure 1). The two data buses (the main data bus and the subdata bus) are both 16 bits wide. For addition/subtraction and logical and comparison operations, processing time has been speeded up some 30% over single-bus systems.





#### Example


ADD	AW, BW	; AW $\leftarrow$ AW + BW
Sing	le Bus	Dual Bus
Step 1	TA ← AW	TA ← AW, TB ← BW
Step 2	TB ← BW	$AW \leftarrow TA + TB$
Step 3	AW - TA -	⊦тв

#### **Effective Address Generator**

This circuit (figure 2) performs high-speed processing to calculate effective addresses for accessing memory.

Calculating an effective address by the microprogramming method normally requires 5 to 12 clock cycles. This circuit requires only two clock cycles for addresses to be generated for any addressing mode. Thus, processing is several times faster.





#### 16/32-Bit Temporary Registers/Shifters [TA, TB]

These 16-bit temporary registers/shifters (TA, TB) are provided for multiplication/division and shift/ rotation instructions.

These circuits have decreased the execution time of multiplication/division instructions. In fact, these instructions can be executed about four times faster than with the microprogramming method.

TA + TB: 32-bit temporary register/shifter for multiplication and division instructions.

TB: 16-bit temporary register/shifter for shift/rotation instructions.

# NEC

#### Loop Counter [LC]

This counter is used to count the number of loops for a primitive block transfer instruction controlled by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit shift/rotation instruction.

The processing performed for a multiple bit rotation of a register is shown below. The average speed is approximately doubled over the microprogram method.

#### Example

RORC AW, CL ; CL = 5 Microprogram method LC method

 $8 + (4 \times 5) = 28$  clocks 7 + 5 = 12 clocks

#### Program Counter and Prefetch Pointer [PC and PFP]

The  $\mu$ PD70108 microprocessor has a program counter, (PC) which addresses the program memory location of the instruction to be executed next, and a prefetch pointer(PFP), which addresses the program memory location to be accessed next. Both functions are provided in hardware. A time saving of several clocks is realized for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction pointer.

#### **Enhanced Instructions**

In addition to the  $\mu$ PD8088/86 instructions, the  $\mu$ PD70108 has the following enhanced instructions.

Instruction	Function
PUSH imm	Pushes immediate data onto stack
PUSH R	Pushes 8 general registers onto stack
POP R	Pops 8 general registers from stack
MUL imm	Executes 16-bit multiply of register or memory contents by immediate data
SHL imm8 SHR imm8 SHRA imm8 ROL imm8 ROR imm8 ROLC imm8 ROLC imm8	Shifts/rotates register or memory by immediate value
CHKIND	Checks array index against designated boundaries
INM	Moves a string from an I/O port to memory
OUTM	Moves a string from memory to an I/O port
PREPARE	Allocates an area for a stack frame and copies previous frame pointers
DISPOSE	Frees the current stack frame on a procedure exit

#### **Enhanced Stack Operation Instructions**

#### **PUSH** imm

This instruction allows immediate data to be pushed onto the stack.

#### PUSH R/POP R

These instructions allow the contents of the eight general registers to be pushed onto or popped from the stack with a single instruction.

#### **Enhanced Multiplication Instructions**

#### MUL reg16, imm16/MUL mem16, imm16

These instructions allow the contents of a register or memory location to be 16-bit multiplied by immediate data.

#### **Enhanced Shift and Rotate Instructions**

#### SHL reg, imm8/SHR reg, imm8/SHRA reg, imm8

These instructions allow the contents of a register to be shifted by the number of bits defined by the immediate data.

#### ROL reg, imm8/ROR reg, imm8/ROLC reg, imm8/ RORC reg, imm8

These instructions allow the contents of a register to be rotated by the number of bits defined by the immediate data.

#### **Check Array Boundary Instruction**

#### CHKIND reg16, mem32

This instruction is used to verify that index values pointing to the elements of an array data structure are within the defined range. The lower limit of the array should be in memory location mem32, the upper limit in mem32 + 2. If the index value in reg16 is not between these limits when CHKIND is executed, a BRK 5 will occur. This causes a jump to the location in interrupt vector 5.

#### **Block I/O Instructions**

#### OUTM DW, src-block/INM dst-block, DW

These instructions are used to output or input a string to or from memory, when preceded by a repeat prefix.

#### **Stack Frame Instructions**

#### PREPARE imm16, imm8

This instruction is used to generate the stack frames required by block-structured languages, such as PASCAL and Ada. The stack frame consists of two areas. One area has a pointer that points to another frame which has variables that the current frame can access. The other is a local variable area for the current procedure.



#### DISPOSE

This instruction releases the last stack frame generated by the PREPARE instruction. It returns the stack and base pointers to the values they had before the PREPARE instruction was used to call a procedure.

#### **Unique Instructions**

In addition to the  $\mu$ PD8088/86 instructions and the enhanced instructions, the  $\mu$ PD70108 has the following unique instructions.

Instruction	Function				
INS	Insert bit field				
EXT	Extract bit field				
ADD4S	Adds packed decimal strings				
SUB4S	Subtracts one packed decimal string from another				
CMP4S	Compares two packed decimal strings				
ROL4	Rotates one BCD digit left through AL lower 4 bits				
ROR4	Rotates one BCD digit right through AL lower 4 bits				
TEST1	Tests a specified bit and sets/resets Z flag				
NOT1	Inverts a specified bit				
CLR1	Clears a specified bit				
SET1	Sets a specified bit				
REPC	Repeats next instruction until CY flag is cleared				
REPNC	Repeats next instruction until CY flag is set				
FP02	Additional floating point processor call				

#### Variable Length Bit Field Operation Instructions

This category has two instructions: INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are highly effective for computer graphics and highlevel languages. They can, for example, be used for data structures such as packed arrays and record type data used in PASCAL.

#### INS reg8, reg8/INS reg8, imm4


This instruction (figure 3) transfers low bits from the 16-bit AW register (the number of bits is specified by the second operand) to the memory location specified by the segment base (DS<sub>1</sub> register) plus the byte offset (IY register). The starting bit position within this byte is specified as an offset by the lower 4-bits of the first operand.

After each complete data transfer, the IY register and the register specified by the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16-bits, only the lower 4-bits of the specified register (00H to 0FH) will be valid.

Bit field data may overlap the byte boundary of memory.

1



#### Figure 3. Bit Field Insertion

# NEC

#### EXT reg8, reg8/EXT reg8, imm4

This instruction (figure 4) loads to the AW register the bit field data whose bit length is specified by the second operand of the instruction from the memory location that is specified by the DS0 segment register (segment base), the IX index register (byte offset), and the lower 4-bits of the first operand (bit offset).

After the transfer is complete, the IX register and the lower 4-bits of the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may be specified for the second operand. Because the maximum transferrable bit length is 16 bits, however, only the lower 4-bits of the specified register (0H to 0FH) will be valid.

Bit field data may overlap the byte boundary of memory.

#### **Packed BCD Operation Instructions**

The instructions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-format operands (ROR4, ROL4). Packed BCD strings may be from 1 to 254 digits in length.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly in this case, (CL = odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the highest byte of the result are undefined.

#### ADD4S

This instruction adds the packed BCD string addressed by the IX index register to the packed BCD string addressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the overflow flag (V), the carry flag (CY), and zero flag (Z).

BCD string (IY, CL)  $\leftarrow$  BCD string (IY, CL) + BCD string (IX, CL)

#### SUB4S


This instruction subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the overflow flag (V), the carry flag (CY), and zero flag (Z).

BCD string (IY, CL)  $\leftarrow$  BCD string (IY, CL) - BCD String (IX, CL)

#### CMP4S

This instruction performs the same operation as SUB4S except that the result is not stored and only the overflow (V), carry flags (CY) and zero flag (Z) are affected.

BCD string (IY, CL) – BCD string (IX, CL)




#### Figure 4. Bit Field Extraction



#### ROL4

This instruction (figure 5) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register ( $AL_L$ ) to rotate that data one BCD digit to the left.


#### Figure 5. BCD Rotate Left (ROL4)



#### ROR4

This instruction (figure 6) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4-bits of the AL register ( $AL_L$ ) to rotate that data one BCD digit to the right.

#### Figure 6. BCD Rotate Right (ROR4)



#### **Bit Manipulation Instructions**

#### TEST1

This instruction tests a specific bit in a register or memory location. If the bit is 1, the Z flag is reset to 0. If the bit is 0, the Z flag is set to 1.

#### NOT1

This instruction inverts a specific bit in a register or memory location.

#### CLR1

This instruction clears a specific bit in a register or memory location.

#### SET1

This instruction sets a specific bit in a register or memory location.

#### **Repeat Prefix Instructions**

#### REPC

This instruction causes the  $\mu$ PD70108 to repeat the following primitive block transfer instruction until the CY flag becomes cleared or the CW register becomes zero.

#### REPNC

This instruction causes the  $\mu$ PD70108 to repeat the following primitive block transfer instruction until the CY flag becomes set.

#### **Floating Point Instruction**

#### FPO2

This instruction is in addition to the  $\mu$ PD8088/86 floating point instruction, FPO1. These instructions are covered in a later section.


#### **Mode Operation Instructions**


The  $\mu$ PD70108 has two operating modes (figure 7). One is the native mode which executes  $\mu$ PD8088/86, enhanced and unique instructions. The other is the 8080 emulation mode in which the instruction set of the  $\mu$ PD8080AF is emulated. A mode flag (MD) is provided to select between these two modes. Native mode is selected when MD is 1 and emulation mode when MD is 0. MD is set and reset, directly and indirectly, by executing the mode manipulation instructions.

Two instructions are provided to switch operation from the native mode to the emulation mode and back: BRKEM (Break for Emulation), and RETEM (Return from Emulation).

Two instructions are used to switch from the emulation mode to the native mode and back: CALLN (Call Native Routine), and RETI (Return from Interrupt).

The system will return from the 8080 emulation mode to the native mode when the RESET signal is present, or when an external interrupt (NMI or INT) is present.







#### **BRKEM imm8**

This is the basic instruction used to start the 8080 emulation mode. This instruction operates exactly the same as the BRK instruction, except that BRKEM resets the mode flag (MD) to 0. PSW, PS, and PC are saved to the stack. MD is then reset and the interrupt vector specified by the operand imm8 of this command is loaded into PS and PC.

The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as  $\mu$ PD8080AF instructions.

In 8080 emulation mode, registers and flags of the  $\mu$ PD8080AF are performed by the following registers and flags of the  $\mu$ PD70108.

	μ <b>PD8080AF</b>	µPD70108
Registers:	Α	AL
	В	СН
	C	CL
	D	DH
	E	DL
	Н	BH
	L	BL .
	SP	BP
	PC	PC
Flags:	C	CY
	Z	Z
	S	S
	Р	Р
	AC	AC

In the native mode, SP is used for the stack pointer. In the 8080 emulation mode this function is performed by BP.

This use of independent stack pointers allows independent stack areas to be secured for each mode and keeps the stack of one of the modes from being destroyed by an erroneous stack operation in the other mode.

The SP, IX, IY and AH registers and the four segment registers (PS, SS,  $DS_0$ , and  $DS_1$ ) used in the native mode are not affected by operations in 8080 emulation mode.

In the 8080 emulation mode, the segment register for instructions is determined by the PS register (set automatically by the interrupt vector) and the segment register for data is the  $DS_0$  register (set by the programmer immediately before the 8080 emulation mode is entered).

#### RETEM [no operand]

When RETEM is executed in 8080 emulation mode (interpreted by the CPU as a  $\mu$ PD8080AF instruction), the CPU restores PS, PC, and PSW (as it would when returning from an interrupt processing routine), and returns to the native mode. At the same time, the contents of the mode flag (MD) which was saved to the stack by the BRKEM instruction, is restored to MD = 1. The CPU is set to the native mode.

#### CALLN imm8

This instruction makes it possible to call the native mode subroutines from the 8080 emulation mode. To return from subroutine to the emulation mode, the RETI instruction is used.

The processing performed when this instruction is executed in the 8080 emulation mode (it is interpreted by the CPU as  $\mu$ PD8080AF instruction), is similar to that performed when a BRK instruction is executed in the native mode. The imm8 operand specifies an interrupt vector type. The contents of PS, PC, and PSW are pushed on the stack and an MD flag value of 0 is saved. The mode flag is set to 1 and the interrupt vector specified by the operand is loaded into PS and PC.

#### **RETI** [no operand]

This is a general-purpose instruction used to return from interrupt routines entered by the BRK instruction or by an external interrupt in the native mode. When this instruction is executed at the end of a subroutine entered by the execution of the CALLN instruction, the operation that restores PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 8080 emulation mode value of the mode flag (MD) is restored, the CPU is set in emulation mode, and all subsequent instructions are interpreted and executed as  $\mu$ PD8080AF instructions.

RETI is also used to return from an interrupt procedure initiated by an NMI or INT interrupt in the emulation mode.

#### Floating Point Operation Chip Instructions

#### FPO1 fp-op, mem/FPO2 fp-op, mem

These instructions are used for the external floating point processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU performs only the necessary auxiliary processing (effective address calculation, generation of physical addresses, and start-up of the memory read cycle).



The floating point processor always monitors the instructions fetched by the CPU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating point processor chip uses either the address alone or both the address and read data of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.

Note: During the memory read cycle initiated by the CPU for FPO1 or FPO2 execution, the CPU does not accept any read data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

#### Interrupt Operation

The interrupts used in the  $\mu$ PD70108 can be divided into two types: interrupts generated by external interrupt requests and interrupts generated by software processing. These are the classifications.

#### External Interrupts

- (a) NMI input (nonmaskable)
- (b) INT input (maskable)

#### Software Processing

As the result of instruction execution

- When a divide error occurs during execution of the DIV or DIVU instruction
- When a memory-boundary-over error is detected by the CHKIND instruction

Conditional break instruction

When V = 1 during execution of the BRKV instruction

Unconditional break instructions

- 1-byte break instruction: BRK3
- 2-byte break instruction: BRK imm8

Flag processing

 When stack operations are used to set the BRK flag

8080 Emulation mode instructions

- BRKEM imm8
- CALLN imm8

#### Interrupt Vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector table or selected each time interrupt processing is entered. The interrupt vector table is shown in figure 8. The table uses 1K bytes of memory addresses 000H to 3FFH and can store starting address data for a maximum of 256 vectors (4 bytes per vector).

The corresponding interrupt sources for vectors 0 to 5 are predetermined and vectors 6 to 31 are reserved. These vectors consequently cannot be used for general applications.

The BRKEM instruction and CALLN instruction (in the emulation mode) and the INT input are available for general applications for vectors 32 to 255.

A single interrupt vector is made up of 4 bytes (figure 9). The 2 bytes in the low addresses of memory are loaded into PC as the offset, and the high 2 bytes are loaded into PS as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.





Figure 8. Interrupt Vector Table

Figure 9. Interrupt Vector 0





Based on this format, the contents of each vector should be initialized at the beginning of the program.

The basic steps to jump to an interrupt processing routine are now shown.

 $(SP - 1, SP - 2) \leftarrow PSW$   $(SP - 3, SP - 4) \leftarrow PS$   $(SP - 5, SP - 6) \leftarrow PC$   $SP \leftarrow SP - 6$   $IE \leftarrow 0, BRK \leftarrow 0, MD \leftarrow 1$   $PS \leftarrow$  vector high bytes  $PC \leftarrow$  vector low bytes

#### **Standby Function**

The  $\mu$ PD70108 has a standby mode to reduce power consumption during program wait states. This mode is set by the HALT instruction in both the native and the emulation mode.

In the standby mode, the internal clock is supplied only to those circuits related to functions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to 1/10 the level of normal operation in either native or emulation mode.

The standby mode is released by inputting a RESET signal or an external interrupt (NMI, INT).

The bus hold function is effective during standby mode. The CPU returns to standby mode when the bus hold request is removed.

During standby mode, all control outputs are disabled and the addres/data bus will be at either high or low levels.

#### Instruction Set

The following tables briefly describe the  $\mu$ PD70108's instruction set.

- Operation and Operand Types defines abbreviations used in the Instruction Set table.
- Flag Operations defines the sybols used to describe flag operations.
- Memory Addressing shows how mem and mod combinations specify memory addressing modes.
- $\Box$  Selection of 8- and 16-Bit Registers shows how reg and W select a register when mod = 111.
- Selection of Segment Registers shows how sreg selects a segment register.
- □ Instruction Set shows the instruction mnemonics, their effect, their operation codes the number of bytes in the instruction, the number of clocks required for execution, and the effect on the  $\mu$ PD70108 flags.

Identifier	Description				
reg	8- or 16-bit general-purpose register				
reg8	8-bit general-purpose register				
reg16	16-bit general-purpose register				
dmem	8- or 16-bit direct memory location				
mem	8- or 16-bit memory location				
mem8	8-bit memory location				
mem16	16-bit memory location				
mem32	32-bit memory location				
imm	Constant (0 to FFFFH)				
imm16	Constant (0 to FFFFH)				
imm8	Constant (0 to FFH)				
imm4	Constant (0 to FH)				
imm3	Constant (0 to 7)				
acc	AW or AL register				
sreg	Segment register				
src-table	Name of 256-byte translation table				
src-block	Name of block addressed by the IX register				
dst-block	Name of block addressed by the IY register				
near-proc	Procedure within the current program segment				
far-proc	Procedure located in another program segment				
near-label	Label in the current program segment				
short-label	Label between —128 and +127 bytes from the end of instruction				
far-label	Label in another program segment				
memptr16	Word containing the offset of the memory location within the current program segment to which control is to be transferred				
memptr32	Double word containing the offset and segment base address of the memory location to which control is to be transferred				
regptr16	16-bit register containing the offset of the memory location within the program segment to which control is to be transferred				
pop-value	Number of bytes of the stack to be discarded (0 to 64K bytes, usually even addresses)				
fp-op	Immediate data to identify the instruction code of the external floating point operation				



(

#### **Operation and Operand Types (cont)**

Identifier	Description
R	Register set
W -	Word/byte field (0 to 1)
reg .	Register field (000 to 111)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
S:W	When $S:W = 01$ or 11, data = 16 bits. At all other times, data = 8 bits.
X, XXX, YYY, ZZZ	Data to identify the instruction code of the external floating point arithmetic chip
WA	Accumulator (16 bits)
АН	Accumulator (high byte)
AL	Accumulator (low byte)
BW	BW register (16 bits)
CW	CW register (16 bits)
CL	CW register (low byte)
DW	DW register (16 bits)
SP	Stack pointer (16 bits)
PC	Program counter (16 bits)
PSW	Program status word (16 bits)
IX	Index register (source) (16 bits)
IY	Index register (destination) (16 bits)
PS	Program segment register (16 bits)
SS	Stack segment register (16 bits)
DS <sub>0</sub>	Data segment 0 register (16 bits)
DS <sub>1</sub>	Data segment 1 register (16 bits)
AC	Auxiliary carry flag
CY	Carry flag
Р	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
٧	Overflow flag
BRK	Break flag
MD	Mode flag
()	Values in parentheses are memory contents
disp	Displacement (8 or 16 bits)
ext-disp8	16-bit displacement (sign-extension byte + 8-bit displacement)
temp	Temporary register (8/16/32 bits)

Identifier	Description
tmpcy	Temporary carry flag (1 bit)
seg	Immediate segment data (16 bits)
offset	Immediate offset data (16 bits)
←	Transfer direction
+	Addition
-	Subtraction
x	Multiplication
÷	Division
%	Modulo
AND	Logical product
OR	Logical sum
XOR	Exclusive logical sum
ХХН	Two-digit hexadecimal value
ХХХХН	Four-digit hexadecimal value

#### **Flag Operations**

Description		
No change		
Cleared to 0		
Set to 1		
Set or cleared according to the result		
Undefined		
Value saved earlier is restored		

## Memory Addressing

	mod							
mem	00	01	10					
000	BW + IX	BW + IX + disp8	BW + IX + disp16					
001	BW + IY	BW + IY + disp8	BW + IY + disp16					
010	BP + IX	BP + IX + disp8	BP + IX + disp16					
011	BP + IY	BP + IY + disp8	BP + IY + disp16					
100	IX	IX + disp8	IX + disp16					
101	IY	IY + disp8	IY + disp16					
110	Direct address	BP + disp8	BP + disp16					
111	BW	BW + disp8	BW + disp16					

Ne av

#### Selection of 8- and 16-Bit Registers (mod 11)

reg	W = 0	<b>W</b> = 1
. 000	AL	AW
001	CL	CW
010	DL	DW
011	BL	BW
100	АН	SP
101	СН	BP
110	DH	IX
111	BH	IY
and the second second second second	the state of the second s	Contraction of the local diversion of the local diversion of the local diversion of the local diversion of the

#### **Selection of Segment Registers**

sreg		
00	DS <sub>1</sub>	
01	PS	
10	SS	
11	DS0	

The table on the following pages shows the instruction set.

At "No. of Clocks," for instructions referencing memory operands, the left side of the slash (/) is the number of clocks for byte operands and the right side is for word operands. For conditional control transfer instructions, the left side of the slash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hyphen. The execution time of these instructions varies from the minimum value to the maximum, depending on the operands involved.

"No. of Clocks" includes these times:

- Decoding
- Effective address generation
- Operand fetch
- Execution

It assumes that the instruction bytes have been prefetched.

Mnemonic	Operand	Operation			tion 5				1	0	76	5	4	3 2	2 1 0	No. of Clocks	No. of Bytes	AC		Flags V F	S	z
		Data Tr	ansfer	Insti	ruct	ions	;															
MOV	reg, reg	reg ← reg	1	0	0	0	1	0	1	W	1 1	1	reg		reg	2	2					
	mem, reg	(mem) ← reg	1	0	0	0	1	0	0	W	mod	1	reg		mem	9/13	2-4					
	reg, mem	reg ← (mem)	1	0	0	0	1	0	1	W	mod	I	eg		mem	11/15	2-4					
	mem, imm	(mem) ← imm	1	1	0	0	0	1	1	W	mod	0	0	0	mem	11/15	3-6					
	reg, imm	reg ← imm	1	0	1	1	W	r	eg							4	2-3					
	acc, dmem	When $W = 0 AL \leftarrow (dmem)$ When $W = 1 AH \leftarrow (dmem + 1)$ , $AL \leftarrow (dmem)$	1-	0	1	0	0	0	0	W						10/14	3					
	dmen, acc	When $W = 0$ (dmem) $\leftarrow$ AL When $W = 1$ (dmem + 1) $\leftarrow$ AH, (dmem) $\leftarrow$ AL	1	0	1	0	0	0	1	W				•		9/13	3					
	sreg, reg16	sreg ← reg16 sreg : SS, DS0, DS1	1	0	0	0	1	1	1	0	1 1	0	sr	eg	reg	2	2					
	sreg, mem16	sreg ← (mem16) sreg : SS, DS0, DS1	1	0	0	0	1	1	1	0	mod	0	sr	eg	mem	11/15	2-4					
	reg16, sreg	reg16 ← sreg	1	0	0	0	1	1	0	0	1 1	0	sr	eg	reg	2	2					
	mem16, sreg	(mem16) ← sreg	1	0	0	0	1	1	0	0	mod	0	sr	eg	mem	10/14	2-4					
	DS0, reg16, mem32	reg16 ← (mem32) DS0 ← (mem32 + 2)	1	1			0	1	0	1	mod	r	eg		mem	18/26	2-4					
	DS1, reg16, mem32	reg16 ← (mem32) DS1 ← (mem32 + 2)	1		0	° A		1	0	0	mod	r	eg		mem	18/26	2-4					
	AH, PSW	AH ← S, Z, x, AC, x, P, x, CY	1	0	0	1	1	1	1	1						2	1	x	х	x	x	x
	PSW, AH	S, Z, x, AC, x, P, x, CY ← AH	1	0	0	1	1	1	1	0				•		3	1	x	x	x	x	x
DEA	reg16, mem16	reg16 ← mem16	1	0	0	0	1	1	0	1	mod	r	eg		mem	4	2-4					
RANS	src-table	AL ← (BW + AL)	1	1	0	1	0	1	1	1						9	1					
(CH	reg, reg	$reg \longleftrightarrow reg$	1	0	0	0	0	1	1	W	1 1	r	eg		reg	3	2					
	mem, reg or reg, mem	(mem) ←→ reg	1	0	0	0	0	1	1	W	mod	r	eg		mem	16/26	2-4				•	
	AW, reg16 or reg16, AW	AW ←→ reg16	1	0	0	1	0	r	eg							2	1					
		Re	peat Pr	efix	ed																	
REPC	Nor an	While CW $\neq$ 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (- 1). If there is a waiting interrupt, it is processed. When CY $\neq$ 1, exit the loop.	0	1	1	0	0	1	0	1						2	1					
REPNC		While CW $\neq$ 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (- 1). If there is a waiting interrupt, it is processed. When CY $\neq$ 0, exit the loop.	0	1	1	0	0	1	0	0						2	1					

24

µPD70108 (V20)

NEC

			Ope	rati	ion (	Code	•										No. of	No. of			Flag		
Mnemonic	Operand	Operation	76	5 5	i 4	3	2	1	0	7	6	5 4	4 3	3 2	1	0	Clocks	Bytes	AC	CY	V	P	S Z
	•	Repeat P	refixe	ed (c	cont)																		
REP REPE REPZ		While CW $\neq$ 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (- 1). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and Z $\neq$ 1, exit the loop.	1 1	1	1	0	0	1	1								2	1					
EPNE EPNZ		While CW $\neq$ 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (- 1). If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or CMPM and Z $\neq$ 0, exit the loop.	1 1	1	1	0	0	1	0								2	1					
		Primitive Block	Trans	fer	Instr	ucti	ons																
MOVBK	dst-block, src-block	When $W = 0$ (IY) $\leftarrow$ (IX) DIR = 0: IX $\leftarrow$ IX + 1, IY $\leftarrow$ IY + 1 DIR = 1: IX $\leftarrow$ IX - 1, IY $\leftarrow$ IY - 1	1 (	) 1	0	0	1	0	W								11 + 8n	1					
		When $W = 1$ (IY + 1, IY) $\leftarrow$ (IX + 1, IX) DIR = 0: IX $\leftarrow$ IX + 2, IY $\leftarrow$ IY + 2 DIR = 1: IX $\leftarrow$ IX - 2, IY $\leftarrow$ IY - 2															11 + 16n						
MPBK	src-block, dst-block	When $W = 0$ (IX) - (IY) DIR = 0: IX $\leftarrow$ IX + 1, IY $\leftarrow$ IY + 1 DIR = 1: IX $\leftarrow$ IX - 1, IY $\leftarrow$ IY - 1 When $W = 1$ (IX + 1, IX) - (IY + 1, IY) DIR = 0: IX $\leftarrow$ IX + 2, IY $\leftarrow$ IY + 2 DIR = 1: IX $\leftarrow$ IX - 2, IY $\leftarrow$ IY - 2	1 (	) 1	0	0	1	1	W								7 + 14n 7 + 22n	1	x	x	x	<b>x</b> .	x x
MPM .	dst-block	When $W = 0 AL - (IY)$ $DIR = 0$ : $IY \leftarrow IY + 1$ ; $DIR = 1$ : $IY \leftarrow IY - 1$ When $W = 1 AW - (IY + 1, IY)$ $DIR = 0$ : $IY \leftarrow IY + 2$ ; $DIR = 1$ : $IY \leftarrow IY - 2$	1 (	) 1	0	1	1	1	W								7 + 10n 7 + 14n	1	x	x	x	x	хх
DM	src-block	When $W = 0$ AL $\leftarrow$ (IX) DIR = 0: IX $\leftarrow$ IX + 1; DIR = 1: IX $\leftarrow$ IX - 1 When $W = 1$ AW $\leftarrow$ (IX + 1, IX)	1 (	) 1	0	1	1	0	W								7 + 9n 7 + 13n	1					
		$DIR = 0: IX \leftarrow IX + 2; DIR = 1: IX \leftarrow IX - 2$																					
ТМ	dst-block	When $W = 0$ (IY) $\leftarrow$ AL DIR = 0: IY $\leftarrow$ IY + 1; DIR = 1: IY $\leftarrow$ IY - 1	1 (	) 1	0	1	0	1	W								7 + 4n	1					
		When W = 1 (IY + 1, IY) $\leftarrow$ AW DIR = 0: IY $\leftarrow$ IY + 2; DIR = 1: IY $\leftarrow$ IY - 2				1	n: nı	ımb	er o	of tra	anst	fers					7 + 8n						
		Bit Field Tra	nsfer	Inst	ruct	ions																	
VS	reg8, reg8	16-Bit field ← AW	0 0		re	g		reg						1			35-133	3	oF				
	reg8, imm4	16-Bit field ← AW	0 (					1 reg	1	0	0	1	1 1	0	0	1	35-133	4	of	3	٩		

~

µPD70108 (V20)

NEC

25

Mnemonic	Operand	Operation				ion ( 5 4			1	0	7	6	5 4		3 2	1	0	No. of Clocks	No. of Bytes		CI	Flag		s	2
		Bit Field 1								-															-
EXT	reg8, reg8	AW ← 16-Bit field		0 (		0 reg		1	1 reg		0	0	1 1	(	0	1	1	34-59	3	-					-
	reg8, imm4	AW ← 16-Bit field		0 (		0			1 reg		0	) ·	1 1	1	0	1	1	34-59	4						
			I/O Ins	truc	tion	s																	-	-	-
IN	acc, imm8	When $W = 0 AL \leftarrow (imm8)$ When $W = 1 AH \leftarrow (imm8 + 1), AL \leftarrow (imm8)$	1	1 1	1	0	0	1	0	W								9/13	2						
	acc, DW	When $W = 0 AL \leftarrow (DW)$ When $W = 1 AH \leftarrow (DW + 1)$ , $AL \leftarrow (DW)$	1	1 1	1	0	1	1	0	W								8/12	1						
OUT	imm8, acc	When $W = 0$ (imm8) $\leftarrow$ AL When $W = 1$ (imm8 + 1) $\leftarrow$ AH, (imm8) $\leftarrow$ AL	1	1	1	0	0	1	1	W								8/12	2						
	DW, acc	When $W = 0$ (DW) $\leftarrow$ AL When $W = 1$ (DW + 1) $\leftarrow$ AH, (DW) $\leftarrow$ AL	1	1	1	0	1	1	1	W								8/12	1						-
		Prim	nitive I/I	0 In:	stru	ction	s																		-
NM	dst-block, DW	When $W = 0$ (IY) $\leftarrow$ (DW) DIR = 0: IY $\leftarrow$ IY + 1; DIR = 1: IY $\leftarrow$ IY - 1 When $W = 1$ (IY + 1, IY) $\leftarrow$ (DW + 1, DW) DIR = 0: IY $\leftarrow$ IY + 2; DIR = 1: IY $\leftarrow$ IY - 2	0			0/1			0	W								9 + 8n 9 + 16n	1						
DUTM	DW, src-block	When W = 0 (DW) $\leftarrow$ (IX) DIR = 0: IX $\leftarrow$ IX + 1; DIR = 1: IX $\leftarrow$ IX - 1 When W = 1 (DW + 1, DW) $\leftarrow$ (IX + 1, IX) DIR = 0: IX $\leftarrow$ IX + 2; DIR = 1: IX $\leftarrow$ IX - 2	0	1		0 E/	6ī	C			f tra	nsfe	rs					9 + 8n 9 + 16n	1				•		
		Addition/	/Subtra	ction	n Ins	truc	ion	s																-	-
ADD	reg, reg	reg ← reg + reg	0	0	0	0	0	0	1	W	1 1		reg	3		reg	÷	2	2	x	x	x	x	x	x
	mem, reg	(mem) ← (mem) + reg	0	0	0	0	0	0	0	W	mod		reg	,		mer	n	16/24	2-4	x	x	x	x	x	x
	reg, mem	reg ← reg + (mem)	0	0	0	0	0	0	1	W	mod		reg	1		mer	n	11/15	2-4	x	x	x	x	x	x
	reg, imm	reg ← reg + imm	1	0	0	0	0	0	S	W	1 1	0	0	0		reg		4	3-4	x	x	x	x	x	x
	mem, imm	(mem) ← (mem) + imm	1	0	0	0	0	0	S	W	mod	0	0	0	1	men	n	18/26	3-6	x	x	x	x	x	x
	acc, imm	When $W = 0 AL \leftarrow AL + imm$ When $W = 1 AW \leftarrow AW + imm$	0	0	0	0	0	1	0	W								4	2-3	x	x	x	x	x	x
DDC	reg, reg	$reg \leftarrow reg + reg + CY$	0	0	0	1	0	0	1	W	1 1		reg	1		reg		2	2	x	x	x	x	x	x
*	mem, reg	(mem) $\leftarrow$ (mem) + reg + CY	0	0	0	1	0	0	0	W	mod		reg	1	1	men	1	16/24	2-4	x	x	x	x	x	x
	reg, mem	reg ← reg + (mem) + CY	0	0	0	1	0	0	1	W	mod		reg	1	1	nen	1	11/15	2-4	x	x	x	x	<b>x</b> :	×
	reg, imm	reg ← reg + imm + CY	1	0	0	0	0	0	S	W	1 1	0	1	0		reg		4	3-4	x	x	x	x	<b>K</b> :	×
	mem, imm	(mem) ← (mem) + imm + CY	1	0	0	0	0	0	S	W	mod	0	1	0	1	nen	1	18/26	3-6	x	x	x	x )	x :	×

NEC

Mnemonic	Operand	Operation	Operation CodeNo. ofNo. ofFlags7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0ClocksBytes AC CY V P S
		Addition/Subtr	ction Instructions (cont)
ADDC	acc, imm	When $W = 0 AL \leftarrow AL + imm + CY$ When $W = 1 AW \leftarrow AW + imm + CY$	0 0 0 1 0 1 0 W 4 2-3 x x x x x
SUB	reg, reg	reg ← reg – reg	0010101W11 reg reg 2 2 x x x x x
	mem, reg	(mem) ← (mem) – reg	0 0 1 0 1 0 0 W mod reg mem 16/24 2-4 x x x x x
	reg, mem	reg ← reg – (mem)	0 0 1 0 1 0 1 W mod reg mem 11/15 2-4 x x x x x
	reg, imm	reg ← reg – imm	100000SW11101 reg 4 3-4 x x x x x
	mem, imm	(mem) ← (mem) – imm	1 0 0 0 0 S W mod 1 0 1 mem 18/26 3-6 x x x x x
	acc, imm	When $W = 0 AL \leftarrow AL - imm$ When $W = 1 AW \leftarrow AW - imm$	0010110W 4 2-3 x x x x x
SUBC	reg, reg	reg ← reg – reg – CY	0 0 0 1 1 0 1 W 1 1 reg reg 2 2 x x x x x
	mem, reg	(mem) ← (mem) - reg - CY	0 0 0 1 1 0 0 W mod reg mem 16/24 2-4 x x x x x
	reg, mem	reg ← reg – (mem) – CY	0 0 0 1 1 0 1 W mod reg mem 11/15 2-4 x x x x x
	reg, imm	reg ← reg – imm – CY	100000SW11011 reg 4 3-4 x x x x x
	mem, imm	(mem) $\leftarrow$ (mem) – imm – CY	1 0 0 0 0 S W mod 0 1 1 mem 18/26 3-6 x x x x x
	acc, imm	When $W = 0 AL \leftarrow AL - imm - CY$ When $W = 1 AW \leftarrow AW - imm - CY$	0 0 0 1 1 1 0 W 4 2-3 x x x x x
		BCD Ope	ation Instructions
ADD4S		dst BCD string ← dst BCD string + src BCD string	0000111100100007+19n 2 u x x u u of 20
SUB4S		dst BCD string ← dst BCD string — src BCD string	0000111100100107+19n 2 u x x u u of= 22
CMP4S		dst BCD string — src BDC string	0 0 0 0 1 1 1 1 0 0 1 0 0 1 1 0 7 + 19n 2 u x x u u or= 2.6 n: number of BCD numerals divided by 2
ROL4	reg8	7 AL 0 reg	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	mem8	7 AL 0 mem ALL Upper 4 bits Lower 4 bits	0 0 0 0 1 1 1 1 0 0 1 0 1 0 0 28 3-5 mod 0 0 0 mem 0 F 2 8
ROR4	reg8	7 AL 0 reg	0 0 0 0 1 1 1 1 0 0 1 0 1 0 1 0 29 3 1 1 0 0 0 reg 0 - 2 A
	mem8	7 AL 0 mem ALL Upper 4 bits Lower 4 bits	0 0 0 0 1 1 1 1 0 0 1 0 1 0 1 0 33 3-5 mod 0 0 0 mem
		t	

NEC

1

27

C.

Mnemonic	Operand	Operation			atio 5				1	0	76	5	4	3	2 1	0	No. of Clocks	No. of Bytes	AC		Flag: V		s
		Increment/De	ecremen	t Ins	stru	ctio	ns (	cont	1														
NC	reg8	reg8 ← reg8 + 1	1	1	1	1	1	1	1	0	1 1	0	0	0	re	g	2	2	x		x	x	x
	mem	(mem) ← (mem) + 1	1	1	1	1	1	1	1	W	mod	0	0	0	me	m	16/24	2-4	x		x	x	x
	reg16	reg16 ← reg16 + 1	0	1	0	0	0		reg								2	1	x		x	x	x
DEC	reg8	reg8 ← reg8 – 1	1	1	1	1	1	1	1	0	1 1	0	0	1	re	g	2	2	x		x	x	x
	mem	(mem) ← (mem) – 1	1	1	1	1	1	1	1	W	mod	0	0	1	me	m	16/24	2-4	х		x	x	x
	reg16	reg16 ← reg16 – 1	0	1	0	0	1	1	reg								2	1	x		x	x	x
		Multip	lication	Inst	ruci	tion	s																
MULU	reg8	$AW \leftarrow AL \times reg8$ $AH = 0: CY \leftarrow 0, V \leftarrow 0$ $AH \neq 0: CY \leftarrow 1, V \leftarrow 1$	1		1		0	1	1	0	1 1	1	0	0	re	g	21-22	2	u	x	x	u	u
im.'	mem8	$AW \leftarrow AL \times (mem8)$ $AH = 0: CY \leftarrow 0, V \leftarrow 0$ $AH \neq 0: CY \leftarrow 1, V \leftarrow 1$	1	1	1	1	0	1	1	0	mod	1	0	0	me	m	27-28	2-4	u	x	x	u	u
	reg16	DW, AW $\leftarrow$ AW x reg16 DW = 0: CY $\leftarrow$ 0, V $\leftarrow$ 0 DW $\neq$ 0: CY $\leftarrow$ 1, V $\leftarrow$ 1	1	1	1	1	0	1	1	1	1 1	1	0	0	re	g	29-30	2	u	x	x	u	u
	mem16	DW, AW $\leftarrow$ AW x (mem16) DW = 0: CY $\leftarrow$ 0, V $\leftarrow$ 0 DW $\neq$ 0: CY $\leftarrow$ 1, V $\leftarrow$ 1	1	1	1	1	0	1	1	1	mod	1	0	0	me	m	39-40	2-4	u	X	x	u	u
MUL	reg8	AW ← AL x reg8 AH = AL sign expansion: CY ← 0, V ← 0 AH ≠ AL sign expansion: CY ← 1, V ← 1	1	1	1	1	0	1	1	0	1 1	1	0	1	re	)	33-39	2	u	x	x	u	u
	mem8	AW $\leftarrow$ AL x (mem8) AH = AL sign expansion: CY $\leftarrow$ 0, V $\leftarrow$ 0 AH $\neq$ AL sign expansion: CY $\leftarrow$ 1, V $\leftarrow$ 1	1	1	1	1	0	1	1	0	mod	1	0	1	me	m	39-45	2-4	U.	x	x	u	u
	reg16	DW, AW ← AW x reg16 DW = AW sign expansion: CY ← 0, V ← 0 DW ≠ AW sign expansion: CY ← 1, V ← 1	1	1	1	1	0	1	1	1	1 1	1	0	1	re	)	41-47	2	u	x	x	u	u
	mem16	DW, AW $\leftarrow$ AW x (mem16) DW = AW sign expansion: CY $\leftarrow$ 0, V $\leftarrow$ 0 DW $\neq$ AW sign expansion: CY $\leftarrow$ 1, V $\leftarrow$ 1	1	1	1	1	0	1	1	1	mod	1	0	1	me	m	51-57	2-4	u	x	x	u	u
•	reg16, (reg16,) imm8	reg16 $\leftarrow$ reg16 x imm8Product $\leq$ 16 bits: CY $\leftarrow$ 0, V $\leftarrow$ 0Product $>$ 16 bits: CY $\leftarrow$ 1, V $\leftarrow$ 1	0	1	1	0	1	0	1	1	1 1		reg		re	)	28-34	3	u	x	x	u	u
	reg16, mem16, imm8	reg16 $\leftarrow$ (mem16) x imm8 Product $\leq$ 16 bits: CY $\leftarrow$ 0, V $\leftarrow$ 0 Product $>$ 16 bits: CY $\leftarrow$ 1, V $\leftarrow$ 1	0	1	1	0	1	0	1	1	mod		reg		mei	n	38-44	3-5	u	x	x	u	u

28

# µPD70108 (V20)

NEC

A

			Ope								-		-		No. of	No. of Bytes		CV	Flags		•
Mnemonic	Operand	Operation Multiplicati						1 0		1 6	5	4	3	2 1 0	Clocks	Bytes	AG	GT		r	2
MUL	reg16, (reg16,) imm16	Multiplicati         reg16 $\leftarrow$ reg16 x imm16         Product $\leq$ 16 bits: CY $\leftarrow$ 0, V $\leftarrow$ 0         Product $>$ 16 bits: CY $\leftarrow$ 1, V $\leftarrow$ 1	0 1					0 1	•	1.1		reg		reg	36-42	4	u	x	x	u	u
	reg16, mem16, imm16	reg16 ← (mem16) x imm16 Product ≤ 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	0 1	1	0	1	0	0 1		mod		reg		mem	46-52	4-6	u	x	x	u	u
3		Unsigned I	livision	Instr	ructi	ons															
DIVU	· reg8	temp $\leftarrow$ AW When temp $\div$ reg8 > FFH (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % reg8, AL $\leftarrow$ temp $\div$ reg8	1 1	1	1	0	1	1 0	) -	1 1	1	1	0	reg	19	2	U	U	U	u	U
	mem8	temp $\leftarrow$ AW When temp $\div$ (mem8) > FFH (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % (mem8), AL $\leftarrow$ temp $\div$ (mem8)	1 1	1	1	0	1	1 0	) 1	mod	1	1	0	mem	25	2-4	U	U	u	u	U
	reg16	temp $\leftarrow$ AW When temp $\div$ reg16 > FFFFH (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % reg16, AL $\leftarrow$ temp $\div$ reg16	1 1	1	1	0	1	1 1	1	1 1	1	1	0	reg	25	2	U	U	u	u	U I
	mem16	temp $\leftarrow$ AW When temp $\div$ (mem16) > FFFFH (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % (mem16), AL $\leftarrow$ temp $\div$ (mem16)	1 1	1	1	0	1	1 1	r	mod	1	1	0	mem	35	2-4	U	U	U	u	uı
And the proof of the second second		Signed Di	vision lu	nstru	ictio	ns												1			
עוס	reg8	temp $\leftarrow$ AW When temp $\div$ reg8 > 0 and temp $\div$ reg8 > 7FH or temp $\div$ reg8 < 0 and temp $\div$ reg8 < 0 - 7FH - 1 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % reg8, AL $\leftarrow$ temp $\div$ reg8	1 1		1	0	1	1 0	1	1 1	1	1	1	reg	29-34	2	U	U	u	u	u ı

~

µPD70108 (V20)

NEC

29

1

			Operation Code No. of Flags
Anemonic	Operand	Operation	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Clocks Bytes AC CY V P S
		Signed Divis	n Instructions (cont)
DIV	mem8	temp $\leftarrow$ AW When temp $\div$ (mem8) > 0 and (mem8) > 7FH or temp $\div$ (mem8) < 0 and temp $\div$ (mem8) < 0 - 7FH - 1 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp $\%$ (mem8), AL $\leftarrow$ temp $\div$ (mem8)	1 1 1 1 0 1 1 0 mod 1 1 1 mem 35-40 2-4 u u u u u
	reg16	temp $\leftarrow$ AW When temp $\div$ reg16 > 0 and reg16 > 7FFFH or temp $\div$ reg16 < 0 and temp $\div$ reg16 < 0 - 7FFFH - 1 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % reg16, AL $\leftarrow$ temp $\div$ reg 16	1111011111111 reg 38-43 2 u u u u u
	mem16	temp $\leftarrow$ AW When temp $\div$ (mem16) > 0 and (mem16) > 7FFFH or temp $\div$ (mem16) < 0 and temp $\div$ (mem16) < 0 - 7FFFH - 1 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (3, 2), PC $\leftarrow$ (1, 0) All other times AH $\leftarrow$ temp % (mem16), AL $\leftarrow$ temp $\div$ (mem16)	11110111 mod 111 mem 48-53 2-4 u u u u u
		BCD Comp	nent Instructions
DJBA		When (AL AND 0FH) > 9 or AC = 1, AL $\leftarrow$ AL + 6, AH $\leftarrow$ AH + 1, AC $\leftarrow$ 1, CY $\leftarrow$ AC, AL $\leftarrow$ AL AND 0FH	00110111 3 1 x x u u u
DJ4A		When (AL AND 0FH) > 9 or AC = 1, AL $\leftarrow$ AL + 6, CY $\leftarrow$ CY OR AC, AC $\leftarrow$ 1, When AL > 9FH, or CY = 1 AL $\leftarrow$ AL + 60H, CY $\leftarrow$ 1	00100111 3 1 x x u x x
DJBS		When (AL AND 0FH) > 9 or AC = 1, AL $\leftarrow$ AL - 6, AH $\leftarrow$ AH - 1, AC $\leftarrow$ 1, CY $\leftarrow$ AC, AL $\leftarrow$ AL AND 0FH	00111111 7 1 x x u u u
DJ4S	Yes	When (AL AND 0FH) > 9 or AC = 1, AL $\leftarrow$ AL - 6, CY $\leftarrow$ CY 0R AC, AC $\leftarrow$ 1 When AL > 9FH or CY = 1 AL $\leftarrow$ AL - 60H, CY $\leftarrow$ 1	00101111 7 1 x x u x x

# 30

µPD70108 (V20)

NEC

Mnemonic	Operand	Operation		era 6				2	1 (	, ·	76	5	4	3	2	1	0	No. of Clocks	No. of Bytes	AC		Flag V		s	z
		Dat	a Conversion	Ins	truc	tior	IS																		
OVTBD		AH ← AL ÷ OAH, AL ← AL % OAH	1	1	0	1	0	1 (	) (	0 (	0 0	0	0	1	0	1	0	15	2	u	u	u	x	x	x
VTDB		AH ← 0, AL ← AH x 0AH + AL	1	1	0	1	0	1 (	) ·	1 (	0 0	0	0	1	0	1	0	7	2	u	u	u	x	x	x
CVTBW		When AL < 80H, AH ← 0, all other times AH ← FFH	1	0	0	1	1	0 (	) (	0								2	1						
VTWL	1	When AL < 8000H, DW ← 0, all other times DW ← FFFFH	1	0	0	1	1	0 (	) -	1								4-5	1						
		C	Comparison li	nstru	ictio	ons																			
CMP	reg, reg	reg — reg	0	0	1	1	1	0 1	۷	V ·	1 1		reg			reg		2	2	х	х	x	x	x	x
	mem, reg	(mem) — reg	0	0	1	1	1	0 0	V	V I	mod		reg		n	nem	1	11/15	2-4	x	х	x	x	x	x
	reg, mem	reg — (mem)	0	0	1	1	1	0 1	٧	V I	mod		reg		n	nem	1	11/15	2-4	x	х	x	x	x	x
	reg, imm	reg — imm	1	0	0	0	0	0 S	V	N	1 1	1	1	1		reg		4	3-4	x	х	x	x	x	x
	mem, imm	(mem) — imm	1	0	0	0	0	0 S	V	N I	mod	1	1	1	n	nem	1	13/17	3-6	х	х	x	x	x	x
	acc, imm	When $W = 0$ , $AL - imm$ When $W = 1$ , $AW - imm$	0	0	1	1	1	1 0	V	V								4	2-3	x	x	x	x	x	x
	•	C	omplement li	nstr	ictic	ons																			
TOM	reg	reg ← reg	1	1	1	1	0	1 1	۷	V ·	1 1	0	1	0		reg		2	2						
	mem	(mem) ← (mem)	1	1	1	1	0	1 1	٧	VI	mod	0	1	0	n	nem	1	16/24	2-4						
NEG	reg	$reg \leftarrow \overline{reg} + 1$	1	1	1	1	0	1 1	۷	V -	1 1	0	1	1	1	reg		2	2	х	х	x	x	x	x
	mem	(mem) ← (mem) + 1	1	1	1	1	0	1 1	۷	VI	mod	0	1	1	n	nem	ľ	16/24	2-4	x	х	x	x	х	x
		Logi	ical Operation	n Ins	truc	ctio	ns																		
EST	reg, reg	reg AND reg	1	0	0	0	0	1 0	۷	V 1	1 1		reg		1	reg		2	2	u	0	0	х	х	x
	mem, reg or reg, mem	(mem) AND reg	1	0	0	0	0	1 0	۷	VI	mod		reg		n	nem		10/14	2-4	U .	0	0	x	x	x
	reg, imm	reg AND imm	1	1	1	1	0	1 1	۷	V 1	1 1	0	0	0	1	reg		4	3-4	u	0	0	х	х	x
	mem, imm	(mem) AND imm	1	1	1	1	0	1 1	٧	V r	mod	0	0	0	n	nem		11/15	3-6	u	0	0	x	x	x
	acc, imm	When $W = 0$ , AL AND imm8 When $W = 1$ , AW AND imm8	1	0	1	0	1	0 0	۷	V								4	2-3	u	0	0	x	x	x
ND	reg, reg	reg ← reg AND reg	0	0	1	0	0	0 1	٧	V 1	1 1		reg		I	reg		2	2	u	0	0	x	x	x
	mem, reg	(mem) ← (mem) AND reg	0	0	1	0	0	0 0	V	V r	nod		reg		n	nem		16/24	2-4	u	0	0	x	x	x
	reg, mem	reg ← reg AND (mem)	0	0	1	0	0	0 1	V	V r	nod		reg		n	nem		11/15	2-4	u	0	0	x	x	x
	reg, imm	reg ← reg AND imm	1	0	0	0	0	0 0	M	V 1	1	1	0	0	1	reg		4	3-4	u	0	0	x	x	x
	mem, imm	(mem) ← (mem) AND imm	1	0	0	0	0	0 0	N	v r	nod	1	1	0	n	nem		18/26	3-6	u	0	0	x	x	x
	acc, imm	When $W = 0$ , AL $\leftarrow$ AL AND imm8 When $W = 1$ , AW $\leftarrow$ AW AND imm16	0	0	1 (	0	0	1 0	W	1								4	2-3	u	0	0	x	x	x

NEC

<u>3</u>

Mnemonic	Operand	Operation				on C 4			1	0	7	6	5 4	1 3	3 2	1 0	No. of Clocks	No. of Bytes	AC	CY	Flag	S P	s	z
		Logical	Operation	Inst	ruct	ions	(cor	nt)																
OR	reg, reg	reg ← reg OR reg	0	0	0	0	1	0	1	W	1	1	re	g		reg	2	2	u	0	0	x	x	x
	mem, reg	(mem) ← (mem) OR reg	0	0	0	0	1	0	0	W	mo	d	re	g	1	mem	16/24	2-4	u	0	0	х	x	)
	reg, mem	reg ← reg OR (mem)	0	0	0	0	1	0	1	W	mo	d	re	g	1	mem	11/15	2-4	u	0	0	х	x	>
	reg, imm	reg ← reg OR imm	1	0	0	0	0	0	0	W	1	1	0 0	) 1		reg	4	3-4	u	0	0	х	x	)
	mem, imm	(mem) ← (mem) OR imm	1	0	0	0	0	0	0	W	mo	d	0 0	) 1	1	nem	18/26	3-6	u	0	0	х	х	)
	acc, imm	When $W = 0$ , AL $\leftarrow$ AL OR imm8 When $W = 1$ , AW $\leftarrow$ AW OR imm16	0	0	0	0	1	1	0	W							4	2-3	u	0	0	x	x	>
KOR	reg, reg	reg ← reg XOR reg	0	0	1	1	0	0	1	W	1	1	re	g		reg	2	2	u	0	0	х	x	)
	mem, reg	(mem) ← (mem) XOR reg	0	0	1	1	0	0	0	W	mo	d	re	g	1	mem	16/24	2-4	u	0	0	χ.	x	;
	reg, mem	reg ← reg XOR (mem)	0	0	1	1	0	0	1	W	mo	d	re	g		mem	11/15	2-4	u	0	0	x	x	3
	reg, imm	reg ← reg XOR imm	1	0	0	0	0	0	0	W	1	1	1	1 (	)	reg	4	3-4	u	. 0	_	X		-
	mem, imm	(mem) ← (mem) XOR imm	1	0	0	0	0	0	0	W	mo	bd	1	1 1	0	mem	18/26	3-6	u	0	0	X	x	
	acc, imm	When $W = 0$ , AL $\leftarrow$ AL XOR imm8 When $W = 1$ , AW $\leftarrow$ AW XOR imm16	C	0 0	) 1	1	0	1	0	W							4	2-3	u	0	0	x	X	
		В	Bit Operatio	n In	istru	ictio	ns																	
						2nd	by	te*					31	d b	yte*									
TEST1	reg8, CL	reg8 bit no. CL = 0: Z $\leftarrow$ 1 reg8 bit no. CL = 1: Z $\leftarrow$ 0	r (	0 1	0 (	0 1	0	0	0	0	1	1	0	0	0	reg	3	3	u	0	(	0ι	J 1	u
	mem8, CL	(mem8) bit no. $CL = 0$ : Z $\leftarrow 1$ (mem8) bit no. $CL = 1$ : Z $\leftarrow 0$		0 (	0 (	0 1	0	) ()	0 0	0	m	od	0	0	0	mem	12	3-5	u	0	) (	0ι	1 1	u
	reg16, CL	reg16 bit no. $CL = 0$ : Z $\leftarrow 1$ reg16 bit no. $CL = 1$ : Z $\leftarrow 0$		0 (	0 (	0 1	0	0 0	0	1	1	1	0	0	0	reg	3	3	u	0	. (	0ι	1 1	J
	mem16, CL	(mem16) bit no. $CL = 0$ : $Z \leftarrow 1$ (mem16) bit no. $CL = 1$ : $Z \leftarrow 0$	(	0 (	0 (	0 1	0	0 0	0	1	m	od	0	0	0	mem	16	3-5	u	0	(	0ι	1 1	J
	reg8, imm3	reg8 bit no. imm3 = 0: Z $\leftarrow$ 1 reg8 bit no. imm3 = 1: Z $\leftarrow$ 0	(	0 (	0 (	0 1	1	0	0	0	1	1	0	0	0	reg	4	4	u	0	(	0ι	1 1	J
	mem8, imm3	(mem8) bit no. imm3 = 0: Z $\leftarrow$ 1 (mem8) bit no. imm3 = 1: Z $\leftarrow$ 0	(	0 (	0 (	0 1	1	0	0	0	m	od	0	0	0	mem	13	4-6	u	0	(	0ι	1 1	1
	reg16, imm4	reg16 bit no. imm4 = 0: Z $\leftarrow$ 1 reg16 bit no. imm4 = 1: Z $\leftarrow$ 0	(	0 (	0 (	0 1	1	0	0	1	1	1	0	0	0	reg	4	4	u	0	(	0 u	1 1	1
	mem16, imm4	(mem16) bit no. imm4 = 0: Z - 1 (mem16) bit no. imm4 = 1: Z - 0	( L	0 (		0 1 2nd	1		0	1	, m	od			0 yte*	mem	17	4-6	u	0	(	0 u	1 1	1
	•			*No					= 0	FH			31	u D	yte		34 12							

32

1

µPD70108 (V20)

NEC

		0ti		o. of No. of Flags
Mnemonic	Operand	Operation		ocks Bytes AC CY V P S 2
		Bit Upera	Instructions (cont)	
			2nd byte* 3rd byte*	
NOT1	reg8, CL	reg8 bit no. CL ← reg8 bit no. CL	0001011011000 reg 4	3
	mem8, CL	(mem8) bit no. CL ← (mem8) bit no. CL	0 0 0 1 0 1 1 0 mod 0 0 0 mem 18	3-5
	reg16, CL	reg16 bit no. CL ← reg16 bit no. CL	0 0 0 1 0 1 1 1 1 1 0 0 0 reg 4	3
	mem16, CL	(mem16) bit no. CL ← (mem16) bit no. CL	0 0 0 1 0 1 1 1 mod 0 0 0 mem 26	3-5
	reg8, imm3	reg8 bit no. imm3 ← reg8 bit no. imm3	0 0 0 1 1 1 1 0 1 1 0 0 0 reg 5	4
	mem8, imm3	(mem8) bit no. imm3 ← (mem8) bit no. imm3	0 0 0 1 1 1 1 0 mod 0 0 0 mem 19	4-6
	reg16, imm4	reg16 bit no. imm4 ← (reg16) bit no. imm4	0 0 0 1 1 1 1 1 1 0 0 0 reg 5	4
	mem16, imm4	(mem16) bit no. imm4 ← (mem16) bit no. imm4	0 0 0 1 1 1 1 1 mod 0 0 0 mem 27	4-6
			2nd byte* 3rd byte* *Note: First byte = 0FH	
	CY	$CY \leftarrow \overline{CY}$	1 1 1 1 0 1 0 1 2	1 x
			2nd byte* 3rd byte*	
LR1	reg8, CL	, reg8 bit no. CL ← 0	0 0 0 1 0 0 1 0 1 1 0 0 0 reg 5	3
	mem8, CL	(mem8) bit no. CL ← 0	0 0 0 1 0 0 1 0 mod 0 0 0 mem 14	3-5.
	reg16, CL	reg16 bit no. CL ← 0	0 0 0 1 0 0 1 1 1 1 0 0 0 reg 5	3
	mem16, CL	(mem16) bit no. CL ← 0	0 0 0 1 0 0 1 1 mod 0 0 0 mem 22	3-5
	reg8, imm3	reg8 bit no. imm3 ← 0	0 0 0 1 1 0 1 0 1 1 0 0 0 reg 6	4
	mem8, imm3	(mem8) bit no. imm3 ← 0	0 0 0 1 1 0 1 0 mod 0 0 0 mem 15	4-6
	reg16, imm4	reg16 bit no. imm4 ← 0	0 0 0 1 1 0 1 1 1 1 0 0 0 reg 6	4
	mem16, imm4	(mem16) bit no. imm4 ← 0	0 0 0 1 1 0 1 1 mod 0 0 0 mem 27	4-6
			2nd byte* 3rd byte* *Note: First byte = 0FH	
	CY	CY ← 0	1 1 1 1 1 0 0 0 2	1 0
	DIR	DIR ← 0	1 1 1 1 1 0 0 2	1

NEC

µPD70108 (V20)

C

Mnemonic	Operand	Operation					ode 3	2	1	0	7	6	5	4	3	2 1 0	No. of Clocks	No. of Bytes			Flag		s	
		Bit Oper-				-	-																	1
SET1	reg8, CL	reg8 bit no. CL ← 1	0	0	0	1	0	1	0	0	1	1	0	0	0	reg	4	3					11 And	-
	mem8, CL	(mem8) bit no. CL ← 1	0	0	0	1	0	1	0	0	ma	d	0	0	0	mem	13	3-5						-
	reg16, CL	reg16 bit no. CL ← 1	0	0	0	1	0	1	0	1	1	1	0	0	0	reg	4	3			- ALLING			-
	mem16, CL	(mem16) bit no. CL ← 1	0	0	0	1	0	1	0	1	ma	d	0	0	0	mem	21	3-5						
	reg8, imm3	reg8 bit no. imm3 ← 1	0	0	0	1	1	1	0	0	1	1	0	0	0	reg	5	4					-	
	mem8, imm3	(mem8) bit no. imm3 ← 1	0	0	0	1	1	1	0	0	mo	d	0	0	0	mem	14	4-6						
	reg16, imm4	reg16 bit no. imm4 ← 1	0	0	0	1	1	1	0	1	1	1	0	0	0	reg	5	4						
	mem16, imm4	(mem16) bit no. imm4 ← 1	0	0	0	1	1	1	0	1	mo	d	0	0	0	mem	22	4-6						
				-	21	d F	ovte	*	-		L	10	31	T d h	yte'	l								
			*N	lote			byt		OF	H			011	ub	yıc					• •				
	CY	CY ← 1	1	1	1	1	1	0	0	1							2	1		1				1
	DIR	DIR ← 1	1	1	1	1	1	1	0	1							2	1						
		S	hift Instr	ucti	ons				-1-1-1															
SHL	reg, 1	CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 When MSB of reg $\neq$ CY, V $\leftarrow$ 1 When MSB of reg = CY, V $\leftarrow$ 0	1	1	0	1	0	0	0	W	1	1	1	0	0	reg	2	2	u	x	x	x	x	
	mem, 1	CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2 When MSB of (mem) $\neq$ CY, V $\leftarrow$ 1 When MSB of (mem) = CY, V $\leftarrow$ 0	1	1	0	1	0	0	0	W	mo	d	1	0	0	mem	16/24	2-4	u	x	x	x	x	
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2, temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	1	1	1 1	0	0	reg	7 + n	2	u	x	u	x	<b>x</b>	
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2, temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	mo	d	1 (	0	0	mem	19/27+n	2-4	u	x	U	x	x	
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2, temp $\leftarrow$ temp - 1	1	1	0	0	0	0	0	W	1	1	1 (	0	0	reg	7 + n	3	u	x	u	x	x	
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2, temp $\leftarrow$ temp - 1	1	1	0	0					mo of s			0	0	mem	19/27+n	3-5	u	x	U	x	x	
SHR	∞-reg <u>, 1</u>	CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2 When MSB of reg $\neq$ bit following MSB of reg: V $\leftarrow$ 1 When MSB of reg = bit following MSB of reg: V $\leftarrow$ 0	1	1	0	1	0	0	0	W	1	1	1 (	D	1	reg	2	2	U	x	x	x	x	

34

.

# µPD70108 (V20)

NEC

Mnemonic	Operand	Operation		Ope 7 6				2	1 0	7	6	5	4	3	2 1 0	No. of Clocks	No. of Bytes			Flag V		s z
mirchome	·	operation	Shift Instru					-														
SHR	mem, 1	CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2 When MSB of (mem) $\neq$ bit following MSB of (mem): V $\leftarrow$ 1 When MSB of (mem) = bit following MSB of (mem): V $\leftarrow$ 0					0	0 0	W	/ n	nod	1	0	1	mem	16/24	2-4	U	x	×	x	x >
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, temp $\leftarrow$ temp - 1		1 1	0	1	0	0 (	W	/ 1	1	1	0	1	reg	7 + n	2	u	x	u	x	x
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, temp $\leftarrow$ temp $-$ 1		1 1	0	1	0	0	W	/ n	nod	1	0	1	mem	19/27+n	2-4	u	×	U	x	x
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, temp $\leftarrow$ temp - 1		1 1	0	0	0	0 0	N N	/ 1	1	1	0	1	reg	7 + n	3	u	x	u	x	x >
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, temp $\leftarrow$ temp $-$ 1		1 1	0	0					nod of shi		0	1	mem	19/27+n	3-5	u	x	U	x	х >
SHRA	reg, 1	CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, V $\leftarrow$ 0 MSB of operand does not change		1 1	0	1	0	0 0	N	/ 1	1	1	1	1	reg	2	2	u	x	0	x	x >
	mem, 1	CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, V $\leftarrow$ 0, MSB of operand does not change		1 1	0	1	0	0 0	N	/ n	nod	1	1	1	mem	16/24	2-4	u	x	0	x	x >
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, temp $\leftarrow$ temp - 1 MSB of operand does not change		1 1	0	1	0	0	W	/ 1	1	1	1	1	reg	7 + n	2	u	x	U	x	x
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, temp $\leftarrow$ temp - 1 MSB of operand does not change		1 1	0	1	0	0	N	/ n	nod	1	1	1	mem	19/27+n	2-4	U	<b>X</b>	U	x	x
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, temp $\leftarrow$ temp - 1 MSB of operand does not change		1 1	0	0	0	0 (	N N	/ 1	1	1	1	1	reg	7 + n	3	U	x	U	x	х >
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, temp $\leftarrow$ temp - 1 MSB of operand does not change		1 1	0	0		0 ( n: n			nod		1	1	mem	19/27+n	3-5	u	x	u	x	x

35

C

Mnemonic	Operand	Operation				n C 4			1 0		76	5	4	3	2	1 0	No. of Clocks	No. of Bytes	AC		Flags V F	s
		Ro	tation In		-							-										
ROL	reg, 1	CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 + CY MSB of reg $\neq$ CY: V $\leftarrow$ 1 MSB of reg = CY: V $\leftarrow$ 0	1	1	0	1	0	0 0	v	/ ·	1 1	0	0	0	r	eg	2	2		x	x	
	mem, 1	CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2 + CY MSB of (mem) $\neq$ CY: V $\leftarrow$ 1 MSB of (mem) = CY: V $\leftarrow$ 0	1	1	0	1	0	0 0	W	/ 1	mod	0	0	0	m	em	16/24	2-4		x	x	
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 + CY temp $\leftarrow$ temp - 1	1	1	0	1	0	0 1	W	/ 1	1 1	0	0	0	re	g	7 + n	2		x	U	
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2 + CY temp $\leftarrow$ temp - 1	1	1	0	1	0	0 1	W	/ r	mod	0	0	0	re	g	19/27+n	2-4		x	u	
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 + CY temp $\leftarrow$ temp - 1	1	1	0	0	0	0 0	W	/ 1	1 1	0	0	0	re	g	7 + n	3		x	u	
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2 + CY temp $\leftarrow$ temp - 1	1	1	0	0					nod of shi		0	0	me	em	19/27+n	3-5		x	u	
OR	reg, 1	CY ← LSB of reg, reg ← reg ÷ 2 MSB of reg ← CY MSB of reg ≠ bit following MSB of reg: V ← 1 MSB of reg = bit following MSB of reg: V ← 0	1	1	0	1	-				1 1	Chicken	0	1	re	g	2	2		×	x	
	mem, 1	CY ← LSB of (mem), (mem) ← (mem) ÷ 2 MSB of (mem) ← CY MSB of (mem) ≠ bit following MSB of (mem): V ← 1 MSB of (mem) = bit following MSB of (mem): V ← 0	1	1	0	1	0	0 0	W	n	nod	0	0	1	me	m	16/24	2-4		x	×	
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, MSB of reg $\leftarrow$ CY temp $\leftarrow$ temp - 1	1	1	0	1	0	0 1	W	1	1	0	0	1	re	g	7 + n	2		x	u	
6	mềm, CL:	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2, MSB of (mem) $\leftarrow$ CY temp $\leftarrow$ temp - 1	1	1	0	1		0 1 n:nui			nod		0	1	me	m	19/27+n	2-4		x	u	

36

NEC

				per						-	-			-			No. of	No. of			Flags	
Mnemonic	Operand	Operation				-		2	1	U	1	6 :	) 4	3	2 1	0	Clocks	Bytes	AG	GT	V	 5
		and the second secon	Rotation Instru																			 
OR	reg, imm8	<ul> <li>temp ← imm8, while temp ≠ 0,</li> <li>repeat this operation, CY ← LSB of reg,</li> <li>reg ← reg ÷ 2, MSB of reg ← CY</li> <li>temp ← temp - 1</li> </ul>	1	1	0	0	0	0	0	W	1	1 (	) ()	1	re	g	7 + n	3		x	U	
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2 temp $\leftarrow$ temp $-1$	1	1	0	0	0					d C shift:		1	me	m	19/27+n	3-5		x	u	
			Rotate Ins	stru	ctio	n													×.,			_
ROLC	reg, 1	tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of reg reg $\leftarrow$ reg x 2 + tmpcy MSB of reg = CY: V $\leftarrow$ 0 MSB of reg $\neq$ CY: V $\leftarrow$ 1	1	1	0	1	0	0	0	W	1	1 0	) 1	0	re	g	2	2		x	x	
	mem, 1	tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of (mem) (mem) $\leftarrow$ (mem) x 2 + tmpcy MSB of (mem) = CY: V $\leftarrow$ 0 MSB of (mem) $\neq$ CY: V $\leftarrow$ 1	1	1	0	1	0	0	0	W	mo	d C	) 1	0	me	<b>m</b>	16/24	2-4		x	x	
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 + tmpcy temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	1	1 0	1	0	re	g	7 + n	2		x	U	
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of (mem), (mem) $\leftarrow$ (mem) x 2 + tmpcy temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	mo	d O	1	0	me	m	19/27+n	2-4		x	u	
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of reg, reg $\leftarrow$ reg x 2 + tmpcy temp $\leftarrow$ temp - 1	1	1	0	0	0	0	0	W	1	1 0	1	0	re	g	7 + n	3	c	x	U	
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ MSB of (mem) (mem) $\leftarrow$ (mem) x 2 + tmpcy temp $\leftarrow$ temp - 1	1	1	0	0	0	0	0	W	mo	d O	1	0	me	m	19/27+n	3-5		x	U	

NEC

37

C

				pera							_	_		-	-		No. of	No. of		1	Flags	_	-
Mnemonic	Operand	Operation			-	-		2	1	0	76	5	4	3	2	1 0	Clocks	Bytes	AC	CY.	V	P	S
			Instru		-	-	-																
RORC	reg, 1	tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of reg reg $\leftarrow$ reg $\div$ 2, MSB of reg $\leftarrow$ tmpcy MSB of reg $\neq$ bit following MSB of reg: V $\leftarrow$ 1 MSB of reg = bit following MSB of reg: V $\leftarrow$ 0	1	1	0	1	0	0	0	W	1 1	1	0	1	r	eg	2	2		x	X		
	mem, 1	tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of (mem) (mem) $\leftarrow$ (mem) $\div$ 2, MSB of (mem) $\leftarrow$ tmpcy MSB of (mem) $\neq$ bit following MSB of (mem): V $\leftarrow$ 1 MSB of (mem) = bit following MSB of (mem): V $\leftarrow$ 0	1	1	0	1	0	0	0	W	mod	0	1	1	m	em	16/24	2-4		x	x		
	reg, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2, MSB of reg $\leftarrow$ tmpcy, temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	1 1	0	1	1	r	eg	7 + n	2		x	U		
	mem, CL	temp $\leftarrow$ CL, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2 MSB of (mem) $\leftarrow$ tmpcy, temp $\leftarrow$ temp - 1	1	1	0	1	0	0	1	W	mod	0	1	1	m	em	19/27+n	2-4		x	U		
	reg, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0 repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of reg, reg $\leftarrow$ reg $\div$ 2 MSB of reg $\leftarrow$ tmpcy, temp $\leftarrow$ temp - 1	1	1	0	0	0	0 0	0	w	1 1	0	1	1	r	eg	7 + n	3		x	U		
	mem, imm8	temp $\leftarrow$ imm8, while temp $\neq$ 0, repeat this operation, tmpcy $\leftarrow$ CY, CY $\leftarrow$ LSB of (mem), (mem) $\leftarrow$ (mem) $\div$ 2 MSB of (mem) $\leftarrow$ tmpcy, temp $\leftarrow$ temp - 1	1	1	0	0	0	0 0	0	W	mod	0			·	em of shi	19/27+n fts	3-5		x	U		
	and the second	Subroutir	e Contr	rol Ir	str	uctio	ns																
CALL	near-proc	$(SP - 1, SP - 2) \leftarrow PC, SP \leftarrow SP - 2$ PC $\leftarrow$ PC + disp		1				0	0	0							20	3					
	regptr16	$(SP - 1, SP - 2) \leftarrow PC, SP \leftarrow SP - 2$ PC $\leftarrow$ regptr16	1	1	1	1	1	1	1	1	1 1	0	1	0	re	eg	18	2					
	memptr16	$(SP - 1, SP - 2) \leftarrow PC, SP \leftarrow SP - 2$ PC $\leftarrow$ (memptr16)	1	1	1	1	1	1	1	1	mod	0	1	0	m	em	31	2-4					
	far-proc	$(SP - 1, SP - 2) \leftarrow PS, (SP - 3, SP - 4) \leftarrow PC$ $SP \leftarrow SP - 4, PS \leftarrow seg, PC \leftarrow offset$	1	0	0	1	1	0	1	0							29	5					
2	memptr32	$(SP - 1, SP - 2) \leftarrow PS$ , $(SP - 3, SP - 4) \leftarrow PC$ $SP \leftarrow SP - 4, PS \leftarrow (memptr32 + 2)$ , $PC \leftarrow (memptr32)$	1	1	1	1	1	1	1	1	mod	0	1	1	m	em	47	2-4					

38

µPD70108 (V20)

NEC

A

			Operation Code No. c	
Vnemonic	Operand	Operation	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Clock	ks Bytes AC CY V P S Z
		Construction of the second	Control Instructions (cont)	
RET		$PC \leftarrow (SP + 1, SP), SP \leftarrow SP + 2$	1 1 0 0 0 1 1 19	1
	pop-value	PC $\leftarrow$ (SP + 1, SP) SP $\leftarrow$ SP + 2, SP $\leftarrow$ SP + pop-value	1 1 0 0 0 1 0 24	3
		$PC \leftarrow (SP + 1, SP), PS \leftarrow (SP + 3, SP + 2)$ $SP \leftarrow SP + 4$	1 1 0 0 1 0 1 1 29	1
•	pop-value	PC $\leftarrow$ (SP + 1, SP), PS $\leftarrow$ (SP + 3, SP + 2) SP $\leftarrow$ SP + 4, SP $\leftarrow$ SP + pop-value	1 1 0 0 1 0 1 0 32	3
		Stack N	nipulation Instructions	
USH	mem16	$(SP - 1, SP - 2) \leftarrow (mem16), SP \leftarrow SP - 2$	1 1 1 1 1 1 1 1 mod 1 1 0 mem 26	2-4
	reg16	$(SP - 1, SP - 2) \leftarrow reg16, SP \leftarrow SP - 2$	0 1 0 1 0 reg 12	1
	sreg	$(SP-1, SP-2) \leftarrow sreg, SP \leftarrow SP-2$	0 0 0 sreg 1 1 0 12	1
	PSW	$(SP - 1, SP - 2) \leftarrow PSW, SP \leftarrow SP - 2$	1 0 0 1 1 1 0 0 12	1
	R	Push registers on the stack	0 1 1 0 0 0 0 0 67	1
	imm	$(SP - 1, SP - 2) \leftarrow imm$ SP $\leftarrow$ SP - 2, When S = 1, sign extension	0 1 1 0 1 0 S 0 11/ 12	2-3
OP	mem16	(mem16) ← (SP + 1, SP), SP ← SP + 2	1 0 0 0 1 1 1 1 mod 0 0 0 mem 25	2-4
	reg16	reg16 ← (SP + 1, SP), SP ← SP + 2	0 1 0 1 1 reg 12	1
	sreg	sreg $\leftarrow$ (SP + 1, SP) sreg : SS, DS0, DS1 SP $\leftarrow$ SP + 2	0 0 0 sreg 1 1 1 12	1
	PSW	$PSW \leftarrow (SP + 1, SP), SP \leftarrow SP + 2$	1 0 0 1 1 1 0 1 12	1 R R R R R F
	R	Pop registers from the stack	0 1 1 0 0 0 0 1 75	1
PREPARE	imm16, imm8	Prepare new stack frame	1 1 0 0 1 0 0 0 * *: imm8 = 0: 13 imm8 > 1: 22 + 20 (imm8 - 1): 0dd Address	4
DISPOSE		Dispose of stack frame	1 1 0 0 1 0 0 1 10	1
			anch Instruction	
R	near-label	PC ← PC + disp	1 1 1 0 1 0 0 1 13	3
1	short-label	PC ← PC + ext-disp8	1 1 1 0 1 0 1 1 12	2
	regptr16	PC ← regptr16	1 1 1 1 1 1 1 1 1 1 1 0 0 reg 11	2
	memptr16	PC ← (memptr16)	1 1 1 1 1 1 1 1 mod 1 0 0 mem 24	2-4
	far-label	PS ← seg, PC ← offset	1 1 1 0 1 0 1 0 15	5
	memptr32	$PS \leftarrow (memptr32 + 2), PC \leftarrow (memptr32)$	1 1 1 1 1 1 1 1 mod 1 0 1 mem 35	2-4

NEC

39

Magmonia	Onourad	Anorožion	Operation Code No. of F 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Clocks Bytes AC CY*	lags V P S
Mnemonic	Operand	Operation Conditiona		110
BV	short-label	if $V = 1$ , PC $\leftarrow$ PC + ext-disp8	) 1 1 1 0 0 0 0 14/4 2	
BNV	short-label	if $V = 0$ , PC $\leftarrow$ PC + ext-disp8	0 1 1 1 0 0 0 1 14/4 2	
BC, BL	short-label	if $CY = 1$ , $PC \leftarrow PC + ext-disp8$		
BNC, BNL		if $CY = 0$ , $PC \leftarrow PC + ext-disp8$	0 1 1 1 0 0 1 1 14/4 2	
	short-label		0 1 1 1 0 1 0 0 14/4 2	
BE, BZ	short-label	if $Z = 1$ , PC $\leftarrow$ PC + ext-disp8	) 1 1 1 0 1 0 1 14/4 2	
BNE, BNZ	short-label	if Z = 0, PC ← PC + ext-disp8		
BNH	short-label	if CY OR Z = 1, PC $\leftarrow$ PC + ext-disp8	0 1 1 1 0 1 1 0 14/4 2	
BH	short-label	if CY OR $Z = 0$ , PC $\leftarrow$ PC + ext-disp8	0 1 1 1 0 1 1 1 14/4 2	
BN	short-label	if $S = 1$ , PC $\leftarrow$ PC + ext-disp8	0 1 1 1 1 0 0 0 14/4 2	
BP	short-label	if $S = 0$ , PC $\leftarrow$ PC + ext-disp8	0 1 1 1 1 0 0 1 14/4 2	
BPE	short-label	if $P = 1$ , $PC \leftarrow PC + ext-disp8$	0 1 1 1 1 0 1 0 14/4 2	
BPO	short-label	if $P = 0$ , $PC \leftarrow PC + ext-disp8$	0 1 1 1 1 0 1 1 14/4 2	
BLT	short-label	if S XOR V = 1, PC $\leftarrow$ PC + ext-disp8	0 1 1 1 1 1 0 0 14/4 2	
BGE	short-label	if S XOR V = 0, PC $\leftarrow$ PC + ext-disp8	) 1 1 1 1 0 1 14/4 2	
BLE	short-label	if (S XOR V) OR Z = 1, PC $\leftarrow$ PC + ext-disp8	) 1 1 1 1 1 0 14/4 2	
BGT	short-label	if (S XOR V) OR $Z = 0$ , PC $\leftarrow$ PC + ext-disp8	) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
DBNZNE	short-label	$CW \leftarrow CW - 1$ if Z = 0 and CW $\neq$ 0, PC $\leftarrow$ PC + ext-disp8	1 1 0 0 0 0 0 14/5 2	
DBNZE	short-label	$CW \leftarrow CW - 1$ if Z = 1 and CW $\neq$ 0, PC $\leftarrow$ PC + ext-disp8	1 1 0 0 0 1 14/5 2	
DBNZ	short-label	$CW \leftarrow CW - 1$ if $CW \neq 0$ , $PC \leftarrow PC + ext-disp8$	1 1 0 0 0 1 0 13/5 2	
BCWZ	short-label	if $CW = 0$ , $PC \leftarrow PC + ext-disp8$	1 1 0 0 0 1 1 13/5 2	
		Interr	nstructions	
BRK	3	$(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS,$ $(SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6$ $IE \leftarrow 0, BRK \leftarrow 0$ $PS \leftarrow (15, 14), PC \leftarrow (13, 12)$	1001100 58 1	
•	imm8 、 (≠ 3)	$(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS,$ $(SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6$ $IE \leftarrow 0, BRK \leftarrow 0$ $PC \leftarrow (n \times 4, + 1, n \times 4)$ $PS \leftarrow (n \times 4 + 3, n \times 4 + 2) n = imm8$	1001101 <u>58</u> 2	

5

40

(

NEC

Mnemonic	Operand	Operation	Operation Code No. of Flags 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Clocks Bytes AC CY V P S	z
		Interrupt	tructions (cont)	
BRKV		When V = 1 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS, (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0 PS $\leftarrow$ (19, 18), PC $\leftarrow$ (17, 16)	1 1 0 0 1 1 1 0 60/3 1	
RETI		$\begin{array}{l} PC \longleftarrow (SP+1,SP),PS \longleftarrow (SP+3,SP+2),\\ PSW \longleftarrow (SP+5,SP+4),SP \longleftarrow SP+6 \end{array}$	11001111 39 1 R R R R R	R
CHKIND	reg16, mem32	When (mem32) > reg16 or (mem32 + 2) < reg16 (SP - 1, SP - 2) $\leftarrow$ PSW, (SP - 3, SP - 4) $\leftarrow$ PS, (SP - 5, SP - 6) $\leftarrow$ PC, SP $\leftarrow$ SP - 6 IE $\leftarrow$ 0, BRK $\leftarrow$ 0, PS $\leftarrow$ (23, 22), PC $\leftarrow$ (21, 20)	0 1 1 0 0 1 0 mod reg mem 81-84/ 2-4 6 2	
BRKEM	imm8	$(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4) \leftarrow PS,$ $(SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6$ $MD \leftarrow 0, PC \leftarrow (n x 4 + 1, n x 4)$ $PS \leftarrow (n x 4 + 3, n x 4 + 2), n = imm8$	00001111111111158 3	
		CPU Co	I Instructions	
HALT		CPU Halt	1 1 1 1 0 1 0 0 2 1	
BUSLOCK		Bus Lock Prefix	1 1 1 1 0 0 0 0 2 1	
FP01	fp-op	No Operation	1 1 0 1 1 X X X 1 1 Y Y Y Z Z Z 2 2	
	fp-op, mem	data bus ← (mem)	1 1 0 1 1 X X X mod Y Y Y mem 15 2-4	
FP02	fp-op	No Operation	D 1 1 0 0 1 1 X 1 1 Y Y Y Z Z Z 2 ′ 2	
	fp-op, mem	data bus ← (mem)	0 1 1 0 0 1 1 X mod Y Y Y mem 15 2-4	
POLL		Poll and wait	1 0 0 1 1 0 1 1 2 + 5n 1 n: number of times POLL pin is sampled	
NOP		No Operation	10010000 31	
DI		IE ← 0	1 1 1 1 0 1 0 2 1	
El		IE ← 1	1 1 1 1 0 1 1 2 1	
		8080 M	Instructions	
RETEM		$\begin{array}{l} PC \longleftarrow (SP+1,SP),PS \longleftarrow (SP+3,SP+2),\\ PSW \longleftarrow (SP+5,SP+4),SP \longleftarrow SP+6 \end{array}$	111011011111110139 2 R R R R R	R
CALLN	imm8	$(SP - 1, SP - 2) \leftarrow PSW, (SP - 3, SP - 4)$ $\leftarrow PS, (SP - 5, SP - 6) \leftarrow PC, SP \leftarrow SP - 6$ $MD \leftarrow 1, PC \leftarrow (n \times 4 + 1, n \times 4)$ $PS \leftarrow (n \times 4 + 3, n \times 4 + 2), n = imm8$	11011011110110158 3	

NEC

41




1

#### **Packaging Information**

į.F


#### 40-Pin Plastic DIP Package (600 mil)





#### **Packaging Information (cont)**

#### 40-Pin Cerdip Package



#### REGIONAL SALES AND ENGINEERING SUPPORT OFFICES

#### NORTHEAST

Twenty Burlington Mall Road, Suite 449 Burlington, MA 01803 TEL 617-272-1774 TWX 710-348-6515

#### SOUTHEAST

Radice Corporate Center 600 Corporate Drive, Suite 412 Fort Lauderdale, FL 33334 TEL 305-776-0682 TWX 759839

#### MIDWEST

3025 West Salt Creek Lane, Suite 300 Arlington Heights, IL 60005 TEL 312-577-9090 TWX 910-687-1492

#### SOUTHCENTRAL

16475 Dallas Parkway, Suite 380 Dallas, TX 75248 TEL 214-931-0641 TWX 910-860-5284

#### SOUTHWEST

200 East Sandpointe, Building 8 Suite 460 Santa Ana, CA 92707 TEL 714-546-0501 TWX 759845

#### NORTHWEST

10080 North Wolfe Road, SW3 Suite 360 Cupertino, GA 95014 TEL 408-446-0650 TLX 595497

#### DISTRICT OFFICES

200 Broadhollow Road, Suite 302 Route 110 Melville, NY 11747 TEL 516-423-2500 TWX 510-224-6090

Beechwood Office Park 385 South Road Poughkeepsie, NY 12601 TEL 914-452-4747 TWX 510-248-0066

200 Perinton Hills Office Plaza Fairport, NY 14615 TEL 716-425-4590 TWX 510-100-8949

5720 Peachtree Parkway, Suite 120 Norcross, GA 30092

TEL 404-447-4409 TWX 910-997-0450

7257 Parkway Drive, Suite 109 Hanover, MD 21076 TEL 301-796-3944 TLX 759847

29200 Southfield Road, Suite 208 Southfield, MI 48076 TEL 313-559-4242 TWX 810-224-4625

Busch Corporate Center 6480 Busch Blvd., Suite 121 Columbus, OH 43229 TEL 614-436-1778 TWX 510-101-1771

8030 Cedar Avenue South, Suite 229 Bloomington, MN 55420 TEL 612-854-4443 TWX 910-997-0726

#### DISTRICT OFFICES [cont]

Echelon Building 2 9430 Research Boulevard, Suite 330 Austin, TX 78759 TEL 512-346-9280

6150 Canoga Avenue, Suite 112 Woodland Hills, CA 91367 TEL 818-716-1535 TWX 559210

Lincoln Center Building 10300 S.W. Greenburg Road, Suite 540 Portland, OR 97223 TEL 503-245-1600

#### NATICK TECHNOLOGY CENTER

One Natick Executive Park Natick, MA 01760 TEL 617-655-8833 TWX 710-386-2110



401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415-960-6000 TWX 910-379-6985 No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.