



# Pentium® Processor Specification Update

Release Date: March 1997

Order Number 242480-025

The Pentium® processor may contain design defects or errors known as errata. Characterized errata that may cause the Pentium processor's behavior to deviate from published specifications are documented in this specification update.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by the sale of Intel products. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

The Pentium processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Third-party brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

# CONTENTS

REVISION HISTORY .....	v
PREFACE .....	ix
<b>Part I: Specification Update for 75/90/100/120/133/150/166/200-MHz Pentium<sup>®</sup> Processors and Pentium Processors with MMX<sup>™</sup> Technology</b>	
GENERAL INFORMATION .....	13
SPECIFICATION CHANGES .....	37
S-SPECS .....	38
ERRATA .....	39
SPECIFICATION CLARIFICATIONS .....	40
DOCUMENTATION CHANGES .....	47
<b>Part II: Specification Update for Pentium<sup>®</sup> OverDrive<sup>™</sup> Processors</b>	
GENERAL INFORMATION .....	53
SPECIFICATION CHANGES .....	60
ERRATA .....	62
SPECIFICATION CLARIFICATIONS .....	68
DOCUMENTATION CHANGES .....	69
<b>Appendix A: Pentium<sup>®</sup> Processor Related Technical Collateral</b>	
PUBLIC DOCUMENTATION .....	73



## REVISION HISTORY

Date of Revision	Version	Description
February, 1995	-001	This document consolidates information previously contained in various versions of stepping information, notably the B-, C- and D- stepping of Pentium® processor at iCOMP® index (510\60, 567\66) and the B- and C-stepping of Pentium processor at iCOMP index (610\75, 735\90, 815\100).
March, 1995	-002	Added Errata 22-25 and Spec Clarification 15 to Part I. Added Spec Change 12, Errata 24-27, 8DP-12DP, 11AP, Spec Clarification 3, and Doc Change 6 to Part II.
April, 1995	-003	Part II: Added new markings for 120 MHz; added Spec Changes 13, 14, 15, 16, 17, 2TCP, 3TCP; revised Spec Change 7, 11, 1TCP; added Errata 28 and 29; revised Errata 2TCP.
May, 1995	-004	Part I: Added Errata 26 and 27; added Spec Clarification 17 and 18; added Doc Change 3. Part II: Revised Spec Change 12 and 17; added Spec Change 18; revised Errata 25 and 4DP and added Errata 30-33; added Spec Clarifications 9-13; added Doc Changes 7 and 8. Part III: New Section — Pentium® OverDrive® Processor.
June, 1995	-005	Part I: Added Spec Change 5; added Erratum 28; added Spec Clarification 19. Part II: Added Pentium Processor with Voltage Reduction Technology; added 133 MHz; added spec changes 19-23; revised Spec Changes 12-17; added S-Specs 1 and 2; added Errata 34, 35 and 13DP; revised Errata 4DP and 9AP; added Spec Clarification 14-17; revised Spec Clarification 8. Part III: Added Spec Change 3; added Erratum 22; added Spec Clarification 8-10
July, 1995	-006	Part I: Added Erratum 29. Part II: Added Spec Change 24; revised Spec Change 7 and 17; added Erratum 36; added Spec Clarification 18. Part III: Added Spec Change 4; added Errata 23 and 24.
August, 1995	-007	Part I: Added Errata 30-32; added Spec Clarification 20 and 21. Part II: Revised Spec Change 21; added S-Spec 3; added Errata 37-41; revised Erratum 9; added Spec Clarification 19-26. Part III: Added Errata 25-29; added Spec Clarification 11, 12.

<p>September, 1995</p>	<p>-008</p>	<p>Removed Spec Changes, Spec Clarifications and Doc Changes which were incorporated into the 1995 <i>Pentium® Processor Family Developer's Manual</i> (Order Number 241563-004).</p> <p>Part I: Added Errata 33 and 34; added Doc Changes 1 and 2.</p> <p>Part II: Added Errata 42, 43 and 12AP; added Spec Clarification 13; added Doc Changes 1-6.</p> <p>Part III: Added Erratum 30; added Doc Changes 1 and 2.</p>
<p>October, 1995</p>	<p>-009</p>	<p>Part I: Added Spec Changes 1 and 2; added Errata 35-37; added Spec Clarification 4-7; added Doc Changes 3 and 4.</p> <p>Part II: Added Spec Changes 12 and 13; added Errata 44-48; revised Erratum 11; added Spec Clarification 14-17; revised Spec Clarification 1; added Doc Changes 7-9; revised Doc Change 3.</p> <p>Part III: Added 83 MHz Pentium OverDrive processor; added Spec Changes 4-6; added Errata 31-33; revised erratum 7; added Spec Clarification 6 and 7; added Doc Changes 3 and 4.</p>
<p>November, 1995</p>	<p>-010</p>	<p>Part I: Added Errata 38-40; added Spec Clarifications 8-10; added Doc Change 5.</p> <p>Part II: Added 120 MHz Pentium processor with Voltage Reduction Technology; added Spec Changes 14-15; added S-Spec 4; added Errata 49-53, 13AP and 14AP; revised Erratum 10; added Spec Clarifications 18-21; added Doc Change 10.</p> <p>Part III: Added Errata 34-36; revised Erratum 10; added Spec Clarification 8-9; added Doc Change 5.</p>
<p>December, 1995</p>	<p>-011</p>	<p>Part I: Added Errata 41-44; revised errata 35 and 37; added Spec Clarifications 11-12; revised Spec Clarification 5 and 10; added Doc Change 6.</p> <p>Part II: Added Spec Change 16; added Errata 54-58; revised Errata 44 and 46; added Spec Clarifications 22 and 23; revised Spec Clarifications 5, 15 and 20; added Doc Change 11.</p> <p>Part III: Added Errata 37-40; revised Erratum 31; added Spec Clarification 10-12; revised Spec Clarification 6; added Doc Change 6.</p>
<p>January, 1996</p>	<p>-012</p>	<p>Part I: Added Errata 45-46; revised Errata 37 and 43; added Spec Clarification 13; added Doc Changes 7 and 8.</p> <p>Part II: Added Pentium Processor 150-MHz and 166-MHz, added Spec Changes 17-20; added Errata 59-64, 14DP, 15AP and 16AP; revised Errata 46, 56, 9AP and 11AP; added Spec Clarifications 24 and 25; revised Spec Clarification 9; added Doc Change 12-13.</p> <p>Part III: Added Spec Change 7; added Errata 41-45; revised Erratum 39; added Spec Clarification 13; added Doc Change 7 and 8.</p>

February, 1996	-013	<p>Part I: Added Erratum 47.</p> <p>Part II: Added S-Spec 5 and 6; added Errata 65 and 66.</p> <p>Part III: Added Erratum 46.</p>
March, 1996	-014	<p>Part I: Revised Erratum 35; added Spec Clarification 14; added Doc Change 9.</p> <p>Part II: Added S-Spec 7; revised Erratum 44; added Spec Clarifications 26-29; added Doc Change 14.</p> <p>Part III: Added 120/133-, 125-, 150- and 166-MHz OverDrive processors; added Spec Change 6; revised Erratum 31; added Errata 47-55; added Spec Clarification 14-16; added Doc Changes 9 and 10.</p>
April, 1996	-016*	<p>Part I: Added Erratum 48; revised Erratum 35; added Spec Clarification 15-17; revised Spec Clarification 5; added Doc Change 10.</p> <p>Part II: Added Spec change 21; added S-Spec 8; revised S-Spec 4; added Errata 67-68; revised Errata 28 and 44; added Spec Clarifications 30-35; revised Spec Clarification 15; added Doc Change 15-16.</p> <p>Part III: Added Errata 56-57; revised Errata 19 and 31; added Spec Clarifications 17-19; revised Spec Clarification 6; added Doc Changes 11 and 12.</p>
May, 1996	-017	<p>Part I: Added Spec Clarification 18.</p> <p>Part II: Revised Spec Changes 19 and 21; added Errata 15DP, 16DP and 18AP; revised Erratum 17AP; added Spec Clarification 36.</p> <p>Part III: Revised Spec Change 7; added Erratum 58; revised Erratum 57; added Spec Clarification 20.</p>
June, 1996	-018	<p>Part I: Added Spec Change 3; added Erratum 49; added Spec Clarification 19.</p> <p>Part II: Added Spec Change 22; revised Spec Change 20; added Errata 69; added Spec Clarifications 37 and 38; revised Spec Clarification 5 and 25.</p> <p>Part III: Added Spec Change 8; added Erratum 59; added Spec Clarification 21 and 22.</p>
July, 1996	-019	<p>Part I: Added Erratum 50; revised Erratum 49; revised Spec Clarification 10.</p> <p>Part II: Added Spec Change 23; added Erratum 70; revised Erratum 69; revised Spec Clarification 20.</p> <p>Part III: Added Erratum 60; revised Erratum 59; revised Spec Clarification 10.</p>

Note:

\* Revision -015 was issued as revision -016.



August, 1996	-020	<p>Part I: Added Erratum 51; added Spec Clarification 20.</p> <p>Part II: Added Erratum 71; added Spec Clarification 39.</p> <p>Part III: Added Erratum 61; added Spec Clarification 23.</p>
September, 1996	-021	<p>Part I: Added Spec Clarification 21; revised Spec Clarification 5.</p> <p>Part II: Added Spec Clarification 40; revised Spec Clarification 15.</p> <p>Part III: Added Spec Clarification 24; revised Spec Clarification 6.</p>
October, 1996	-022	<p>Part I: Revised Spec Change 3.</p> <p>Part II: Added Spec Change 24; revised Spec Change 22.</p> <p>Part III: Added Spec Change 9; revised Spec Change 8.</p>
November, 1996	-023	<p>Part I: Revised Spec Change 3.</p> <p>Part II: Added Spec Change 24; revised Spec Change 22.</p> <p>Part III: Added Spec Change 9; revised Spec Change 8.</p>
January, 1997	-024	<p>Part I: Added Spec Clarification 22, 23.</p> <p>Part II: Changed Spec Changes 1, 2, 4-7 to S-Specs 9-14; added S-Specs 15-21; added Errata 72-78 and 19AP; revised Errata 14 and 69; added Spec Clarification 41-49; added Doc Change 17.</p> <p>Part III: Revised Erratum 11, 59; added Spec Clarifications 25, 26.</p>
March, 1997	-025	<p>Removed Spec Changes, S-Specs, Errata, Spec Clarifications and Doc Changes which were incorporated in the 1997 edition of the Pentium® Processor Family Developer's Manual (order number 241428) and the Intel Architecture Software Developer's Manual Volume 1 (order number 243190) and Volume 2 (order number 243191)</p> <p>Part I: This section has been replaced with Part II from January's edition. The old section I has been removed and has been converted into the Pentium Processor 60 and 66 MHz Specification Update (order# 243326). Added erratum 79, added Doc Change 6.</p> <p>Part II: This section has been replaced with Part III from January's edition. Added erratum 62.</p>



## PREFACE

This document is an update to the specifications contained in the *Pentium® Processor Family Developer's Manual*, (Order Number 241428) and Intel Architecture Software Developer's Manual, Volume 1 and 2 (order number 243190 and 243191). It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools. It contains Specification Changes, S-Specs, Errata, Specification Clarifications, and Documentation Changes, and is divided into the following two parts:

- Part I: Specification Update for 75/90/100/120/133/150/166/200-MHz Pentium® Processors and Pentium processors with MMX™ Technology.
- Part II: Specification Update for Pentium® OverDrive® Processors.

## Nomenclature

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

**S-Specs** are exceptions to the published specifications, and apply only to the units assembled under that s-spec.

**Errata** are design defects or errors. Errata may cause the Pentium® processor's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

## Identification Information

The Pentium processor can be identified by the following register contents:

Family <sup>1</sup>	75/90/100/120/133/150/166/200-MHz Model 2 <sup>2</sup>	63- and 83-MHz Model 3 <sup>2</sup>	Pentium® Processors with MMX™ Technology 4 <sup>2</sup>
05h	02h (described in Part I)	03h (described in Part II)	04h (described in Part I)

### NOTES:

- 1 The Family corresponds to bits [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CPUID instruction is executed, and the generation field of the Device ID register accessible through Boundary Scan.
- 2 The Model corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CP UID instruction is executed, and the model field of the Device ID register accessible through Boundary Scan.



# **Part I:**


## **Specification Update for 75/90/100/120/133/150/166/200-MHz Pentium® Processors and Pentium Processors with MMXä Technology**




## GENERAL INFORMATION

### Top Markings

B-Step Engineering Samples:




B-Step Production Units:



B-Step TCP Engineering Samples:



B-Step TCP Production Units:




C-Step Engineering Samples:




C and cB1-Step Production Units:




C-Step Engineering Sample TCP  
 Units:



C-Step Production TCP Units:




mA1-Step Engineering Samples TCP  
 Units:




mA1-Step Engineering Sample  
SPGA Units:



mA1-Step Production TCP Units:



mA1-Step Production SPGA Units:



mcB1-Step Engineering Sample TCP  
Units:



mcB1-Step Production TCP Units:



mcB1-Step Engineering Sample  
SPGA Units:




mcB1-Step Production SPGA Units:




cC0-Step Engineering Sample Units:



cC0-Step Engineering Sample PPGA  
Units:



cC0-Step 200-MHz Engineering Sample PPGA Units:




133 MHz cC0-Step Production Units:



150 and 166-MHz cC0-Step Production Units:



cC0-Step Production PPGA Units:



mA4-Step Engineering Sample TCP Units:



mA4-Step Engineering Sample SPGA Units:



mA4-Step Production TCP Units:



mA4-Step Production SPGA Units:




mcC0-Step Engineering Sample SPGA Units



mcC0-Production SPGA Steppings:



mcC0-Step Engineering Sample TCP



mcC0-Step Production TCP Units:




E0-Step Engineering Sample Units:



E0-Step Production Units:




xA3-Step Pentium<sup>®</sup> processor w/  
MMX<sup>™</sup> technology Engineering  
Sample PPGA Units:






## Bottom Markings


**C-Step Production Units:**  
(before 7/95)




**C and cB1-Step Production Units:**  
(after 7/95)




**mcB1-Step Engineering Sample SPGA Units:**




**mcB1-Step Production SPGA Units:**




**cC0-Step Engineering Sample Units:**




**cC0-Step Production Units:**




**mA4-Step Engineering Sample SPGA Units:**



**mA4-Step Production SPGA Units:**




**cC0-Step Engineering Sample PPGA Units:**






cC0-Step 200 MHz Engineering  
Sample PPGA Units:




mcC0-Step Production SPGA Units:




cC0-Step Production PPGA Units:




mcC0-Step Engineering Sample  
SPGA Units




E0-Step Engineering Sample Units



E0-Step Production Units:



xA3-Step Pentium<sup>®</sup> processor w/  
MMX<sup>™</sup> Technology Engineering  
Sample PPGA Units:




## Boxed Pentium Processors with Attached Fan Heatsink


Top Side Marking:



Bottom Side Marking:



Fan Heatsink Base Marking:



### NOTES:

- XX or XXX = Core Speed (MHz).
- BB = Bus speed (MHz)
- SXZZZ/SYZZZ/SZZZZ = Product S-Spec number
- FFFFFFFF = FPO # (Test Lot Traceability #).
- For packages with heat spreaders, the inner line box defines the spreader edge.
- Ink Mark = All logo information on the heat spreader.
- Laser Mark = The two lines of information above and below the heat spreader. All bottomside information is laser mark.
- ES = Engineering Sample.
- QZZZZ = Sample Specification number.
- DDDD = Serialization code.
- YYY = : iCOMP® Index 2.0 OR iCOMP Index . Intel is making an enhancement to the current plastic PGA (PPGA) and ceramic PGA (CPGA) desktop and mobile Pentium processors with the addition of the iCOMP Index 2.0 rating as part of the processor package mark. For PPGA Pentium processors, the iCOMP Index 2.0 will be marked on the bottom side (pin side) of the package and for CPGA it will be marked on the top side of the package. The part marking will be: iCOMP 2 # = XXX (67 for 75-MHz, 81 for 90-MHz, 90 for 100-MHz, 100 for 120-MHz, 111 for 133-MHz, 114 for 150-MHz, 127 for 166-MHz, and 142 for 200-MHz). Older parts may be marked with the iCOMP Index (610 for 75-MHz and 735 for 90-MHz, 815 for 100-MHz, 1000 for 120-MHz, 1110 for 133-MHz, 1176 for 150-MHz and 1308 for 166-MHz parts).



- TT = TCP Package, A = SPGA Package
- The bottom markings on the C and cB1-step production units will replace the existing bottom marking on C-step parts effective 7/95.
- UU = 75 or 133 for 75- or 133-MHz Pentium processors, PP for all other speeds and MPP for mobile Pentium processors
- K = V for VRE voltage range and S for standard voltage range
- L = M for min valid MD timings and S for min valid standard timings
- M = U is not tested for DP, is tested for UP and MP and S is tested for DP, UP and MP



Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0	5	2	1	B1	75/50	Q0540	ES
2	5	2	1	B1	75/50	Q0541	ES
0	5	2	1	B1	90/60	Q0542	STD
0	5	2	1	B1	90/60	Q0613	VR
2	5	2	1	B1	90/60	Q0543	DP
0	5	2	1	B1	100/66	Q0563	STD
0	5	2	1	B1	100/66	Q0587	VR
0	5	2	1	B1	100/66	Q0614	VR
0	5	2	1	B1	75/50	Q0601	TCP Mobile
0	5	2	1	B1	90/60	SX879	STD
0	5	2	1	B1	90/60	SX885	MD
0	5	2	1	B1	90/60	SX909	VR
2	5	2	1	B1	90/60	SX874	DP, STD
0	5	2	1	B1	100/66	SX886	MD
0	5	2	1	B1	100/66	SX910	VR, MD
0	5	2	2	B3	90/60	Q0628	STD
0 or 2	5	2	2	B3	90/60	Q0611	STD
0 or 2	5	2	2	B3	90/60	Q0612	VR
0	5	2	2	B3	100/66	Q0677	VRE/MD
0	5	2	2	B3	75/50	Q0606	TCP Mobile
0	5	2	2	B3	75/50	SX951	TCP Mobile
0	5	2	2	B3	90/60	SX923	STD
0	5	2	2	B3	90/60	SX922	VR
0	5	2	2	B3	90/60	SX921	MD
2	5	2	2	B3	90/60	SX942	DP, STD
2	5	2	2	B3	90/60	SX943	DP, VR
2	5	2	2	B3	90/60	SX944	DP, MD
0	5	2	2	B3	90/60	SZ951 <sup>5</sup>	STD
0	5	2	2	B3	100/66	SX960	VRE/MD

**Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information (Cont'd)**

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0 or 2	5	2	4	B5	75/50	Q0704	TCP Mobile
0 or 2	5	2	4	B5	75/50	Q0666	STD
0 or 2	5	2	4	B5	90/60	Q0653	STD
0 or 2	5	2	4	B5	90/60	Q0654	VR
0 or 2	5	2	4	B5	90/60	Q0655	MD
0 or 2	5	2	4	B5	100/66	Q0656	MD
0 or 2	5	2	4	B5	100/66	Q0657	VR, MD
0 or 2	5	2	4	B5	100/66	Q0658	VRE/MD
0	5	2	4	B5	120/60	Q0707	VRE/MD <sup>1</sup>
0	5	2	4	B5	120/60	Q0708	STD <sup>1</sup>
0	5	2	4	B5	75/50	SX975	TCP Mobile
0 or 2	5	2	4	B5	75/50	SX961	STD
0 or 2	5	2	4	B5	75/50	SZ977 <sup>5</sup>	STD
0 or 2	5	2	4	B5	90/60	SX957	STD
0 or 2	5	2	4	B5	90/60	SX958	VR
0 or 2	5	2	4	B5	90/60	SX959	MD
0 or 2	5	2	4	B5	90/60	SZ978 <sup>5</sup>	STD
0 or 2	5	2	4	B5	100/66	SX962	VRE/MD
0	5	2	5	C2	75/50	Q0725	TCP Mobile
0 or 2	5	2	5	C2	75/50	Q0700	STD
0 or 2	5	2	5	C2	75/50	Q0749	MD
0 or 2	5	2	5	C2	90/60	Q0699	STD
0 or 2	5	2	5	C2	100/50 or 66	Q0698	VRE/MD
0 or 2	5	2	5	C2	100/50 or 66	Q0697	STD
0	5	2	5	C2	120/60	Q0711	VRE/MD
0	5	2	5	C2	120/60	Q0732	VRE/MD
0	5	2	5	C2	133/66	Q0733	MD
0	5	2	5	C2	133/66	Q0751	MD
0	5	2	5	C2	133/66	Q0775	VRE/MD



Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information (Cont'd)

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0	5	2	5	C2	75/50	SK079	TCP Mobile
0 or 2	5	2	5	C2	75/50	SX969	STD
0 or 2	5	2	5	C2	75/50	SX998	MD
0 or 2	5	2	5	C2	75/50	SZ994 <sup>5</sup>	STD
0 or 2	5	2	5	C2	75/50	SU070 <sup>6</sup>	STD
0 or 2	5	2	5	C2	90/60	SX968	STD
0 or 2	5	2	5	C2	90/60	SZ995 <sup>5</sup>	STD
0 or 2	5	2	5	C2	90/60	SU031 <sup>6</sup>	STD
0 or 2	5	2	5	C2	100/50 or 66	SX970	VRE/MD
0 or 2	5	2	5	C2	100/50 or 66	SX963	STD
0 or 2	5	2	5	C2	100/50 or 66	SZ996 <sup>5</sup>	STD
0 or 2	5	2	5	C2	100/50 or 66	SU032 <sup>6</sup>	STD
0	5	2	5	C2	120/60	SK086	VRE/MD
0	5	2	5	C2	120/60	SX994	VRE/MD
0	5	2	5	C2	120/60	SU033 <sup>6</sup>	VRE/MD
0	5	2	5	C2	133/66	SK098	MD
0	5	2	5	mA1 <sup>4</sup>	75/50	Q0686	VRT <sup>2</sup> , TCP
0	5	2	5	mA1 <sup>4</sup>	75/50	Q0689	VRT <sup>2</sup> , SPGA
0	5	2	5	mA1 <sup>4</sup>	90/60	Q0694	VRT <sup>2</sup> , TCP
0	5	2	5	mA1 <sup>4</sup>	90/60	Q0695	VRT <sup>2</sup> , SPGA
0	5	2	5	mA1 <sup>4</sup>	75/50	SK089	VRT <sup>2</sup> , TCP
0	5	2	5	mA1 <sup>4</sup>	75/50	SK091	VRT <sup>2</sup> , SPGA
0	5	2	5	mA1 <sup>4</sup>	90/60	SK090	VRT <sup>2</sup> , TCP
0	5	2	5	mA1 <sup>4</sup>	90/60	SK092	VRT <sup>2</sup> , SPGA
0 or 2	5	2	B	cB1 <sup>4</sup>	120/60	Q0776	STD/no Kit <sup>3</sup>
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	Q0772	STD/no Kit <sup>3</sup>
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	Q0773	STD
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	Q0774	VRE/MD, no Kit <sup>3</sup>
0 or 2	5	2	B	cB1 <sup>4</sup>	120/60	SK110	STD/no Kit <sup>3</sup>
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	SK106	STD/no Kit <sup>3</sup>

**Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information (Cont'd)**

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	S106J <sup>7</sup>	STD/no Kit <sup>3</sup>
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	SK107	STD
0 or 2	5	2	B	cB1 <sup>4</sup>	133/66	SU038 <sup>6</sup>	STD/no Kit <sup>3</sup>
0	5	2	B	mcB1 <sup>4</sup>	100/66	Q0884	VRT <sup>2</sup> , TCP
0	5	2	B	mcB1 <sup>4</sup>	120/60	Q0779	VRT <sup>2</sup> , TCP
0	5	2	B	mcB1 <sup>4</sup>	120/60	Q0808	3.3V, SPGA
0	5	2	B	mcB1 <sup>4</sup>	100/66	SY029	VRT <sup>2</sup> , TCP
0	5	2	B	mcB1 <sup>4</sup>	120/60	SK113	VRT <sup>2</sup> , TCP
0	5	2	B	mcB1 <sup>4</sup>	120/60	SK118 <sup>7</sup>	VRT <sup>2</sup> , TCP
0	5	2	B	mcB1 <sup>4</sup>	120/60	SX999	3.3V, SPGA
0 or 2	5	2	C	cC0	133/66	Q0843	STD/No Kit <sup>3</sup>
0 or 2	5	2	C	cC0	133/66	Q0844	STD
0 or 2	5	2	C	cC0	150/60	Q0835	STD
0 or 2	5	2	C	cC0	150/60	Q0878	STD, PPGA <sup>9</sup>
0 or 2	5	2	C	cC0	166/66	Q0836	VRE/No Kit <sup>3</sup>
0 or 2	5	2	C	cC0	166/66	Q0841	VRE
0 or 2	5	2	C	cC0	166/66	Q0886	VRE, PPGA <sup>9</sup>
0 or 2	5	2	C	cC0	166/66	Q0890	VRE, PPGA <sup>9</sup>
0	5	2	C	cC0	166/66	Q0949 <sup>8</sup>	VRE, PPGA <sup>9</sup>
0 or 2	5	2	C	cC0	200/66	Q0951F <sup>10</sup>	VRE, PPGA <sup>9</sup>
0	5	2	C	cC0	200/66	Q0951 <sup>8</sup>	VRE, PPGA <sup>9</sup>
0 or 2	5	2	C	cC0	120/60	SY062	STD
0 or 2	5	2	C	cC0	133/66	SY022	STD/ No Kit <sup>3</sup>
0 or 2	5	2	C	cC0	133/66	SY023	STD
0 or 2	5	2	C	cC0	133/66	SU073 <sup>6</sup>	STD/ No Kit <sup>3</sup>
0 or 2	5	2	C	cC0	150/60	SY015	STD
0 or 2	5	2	C	cC0	150/60	SU071 <sup>6</sup>	STD
0 or 2	5	2	C	cC0	166/66	SY016	VRE/ No Kit <sup>3</sup>
0 or 2	5	2	C	cC0	166/66	SY017	VRE
0 or 2	5	2	C	cC0	166/66	SU072 <sup>6</sup>	VRE/ No Kit <sup>3</sup>
0	5	2	C	cC0	166/66	SY037 <sup>8</sup>	VRE, PPGA <sup>9</sup>





Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information (Cont'd)

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0 or 2	5	2	C	cC0	200/66	SY044	VRE, PPGA <sup>9</sup>
0	5	2	C	cC0	200/66	SY045 <sup>8</sup>	VRE, PPGA <sup>9</sup>
0	5	7	0	mA4 <sup>4</sup>	75/50	Q0848	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	75/50	Q0851	VRT <sup>2</sup> , SPGA
0	5	7	0	mA4 <sup>4</sup>	90/60	Q0849	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	90/60	Q0852	VRT <sup>2</sup> , SPGA
0	5	7	0	mA4 <sup>4</sup>	100/66	Q0850	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	100/66	Q0853	VRT <sup>2</sup> , SPGA
0	5	7	0	mA4 <sup>4</sup>	75/50	SK119	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	75/50	SK122	VRT <sup>2</sup> , SPGA
0	5	7	0	mA4 <sup>4</sup>	90/60	SK120	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	90/60	SK123	VRT <sup>2</sup> , SPGA
0	5	7	0	mA4 <sup>4</sup>	100/66	SK121	VRT <sup>2</sup> , TCP
0	5	7	0	mA4 <sup>4</sup>	100/66	SK124	VRT <sup>2</sup> , SPGA
0	5	2	C	mcC0 <sup>4</sup>	100/66	Q0887	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	120/60	Q0879	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	120/60	Q0880	SPGA 3.1V
0	5	2	C	mcC0 <sup>4</sup>	133/66	Q0881	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	133/66	Q0882	SPGA 3.1V
0	5	2	C	mcC0 <sup>4</sup>	150/60	Q024	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	150/60	Q0906	TCP 3.1V
0	5	2	C	mcC0 <sup>4</sup>	150/60	Q040	SPGA/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	75/50	SY056	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	100/66	SY020	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	100/66	SY046	SPGA 3.1V
0	5	2	C	mcC0 <sup>4</sup>	120/60	SY021	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	120/60	SY027	SPGA 3.1V
0	5	2	C	mcC0 <sup>4</sup>	120/60	SY030	SPGA 3.3V
0	5	2	C	mcC0 <sup>4</sup>	133/66	SY019	TCP/VRT <sup>2</sup>
0	5	2	C	mcC0 <sup>4</sup>	133/66	SY028	SPGA 3.1V
0	5	2	C	mcC0 <sup>4</sup>	150/60	SY061	TCP/VRT <sup>2</sup>

**Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX ä  
Technology Identification Information (Cont'd)**

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0	5	2	C	mcC0 <sup>4</sup>	150/60	SY043	TCP 3.1V
0	5	2	C	mcC0 <sup>4</sup>	150/60	SY058	SPGA/VRT <sup>2</sup>
0	5	2	6	E0	75/50	Q0846	TCP Mobile
0 or 2	5	2	6	E0	75/50	Q0837	STD
0 or 2	5	2	6	E0	90/60	Q0783	STD
0 or 2	5	2	6	E0	100/50 or 66	Q0784	STD
0 or 2	5	2	6	E0	120/60	Q0785	VRE
0	5	2	6	E0	75/50	SY009	TCP Mobile
0 or 2	5	2	6	E0	75/50	SY005	STD
0 or 2	5	2	6	E0	75/50	SU097 <sup>5</sup>	STD
0 or 2	5	2	6	E0	75/50	SU098 <sup>6</sup>	STD
0 or 2	5	2	6	E0	90/60	SY006	STD
0 or 2	5	2	6	E0	100/50 or 66	SY007	STD
0 or 2	5	2	6	E0	100/50 or 66	SU110 <sup>5</sup>	STD
0 or 2	5	2	6	E0	100/50 or 66	SU099 <sup>6</sup>	STD
0 or 2	5	2	6	E0	120/60	SY033	STD
0 or 2	5	2	6	E0	120/60	SU100 <sup>6</sup>	STD
0 or 2	5	4	4	xA3	150/60	Q020	ES, PPGA <sup>12</sup>
0 or 2	5	4	4	xA3	166/66	Q019	ES, PPGA <sup>12</sup>
0 or 2	5	4	4	xA3	200/66	Q018	ES, PPGA <sup>12</sup>
0 or 2	5	4	4	xA3	166/66	SY059	PPGA <sup>12</sup>
0 or 2	5	4	4	xA3	166/66	SL239	SPGA <sup>12</sup>
0 or 2	5	4	4	xA3	166/66	SL26V	SPGA <sup>12,13</sup>
0 or 2	5	4	4	xA3	166/66	SL26H	PPGA <sup>12,13</sup>
0 or 2	5	4	4	xA3	200/66	SL26J	PPGA <sup>12,13</sup>
0 or 2	5	4	4	xA3	200/66	SY060	PPGA <sup>12</sup>

**Basic 75/90/100/120/133/150/166/200-MHz Pentium® Processor and Pentium Processor with MMX™ Technology Identification Information (Cont'd)**

CPUID				Manufacturing Stepping	Speed (MHz) Core / Bus	S-Spec	Comments
Type	Family	Model	Stepping				
0	5	4	4	mxA3	150/60	Q016	ES, TCP <sup>11</sup>
0	5	4	4	mxA3	150/60	Q061	ES, PPGA <sup>11</sup>
0	5	4	4	mxA3	166/66	Q017	ES, TCP <sup>11</sup>
0	5	4	4	mxA3	166/66	Q062	ES, PPGA <sup>11</sup>
0	5	4	4	mxA3	150/60	SL22G	TCP <sup>11</sup>
0	5	4	4	mxA3	150/60	SL246	PPGA <sup>11</sup>
0	5	4	4	mxA3	166/66	SL22F	TCP <sup>11</sup>
0	5	4	4	mxA3	166/66	SL23Z	PPGA <sup>11</sup>

**NOTES:**

- For a definition of STD, VR, VRE, MD, VRE/MD, refer to Specification Change 18 and S-Spec 10 in this document. ES refers to Engineering Samples. DP indicates that this part can only be used as a dual processor. CPU Type of "2" or "0 or 2" indicates this part supports dual processing.
  - The Type corresponds to bits [13:12] of the EDX register after RESET, bits [13:12] of the EAX register after the CPUID instruction is executed. This is shown as 2 different values based on the operation of the device as the primary processor or the dual processor upgrade.
  - The Family corresponds to bits [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CPUID instruction is executed.
  - The Model corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed.
  - The Stepping corresponds to bits [3:0] of the EDX register after RESET, bits [3:0] of the EAX register after the CPUID instruction is executed.
1. T<sub>CASE</sub> = 60°C.
  2. VRT Intel's Voltage Reduction Technology: The V<sub>CC</sub> for I/O is 3.3V, but the core V<sub>CC</sub>, accounting for about 90% of power usage, is reduced to 2.9V, to reduce power consumption and heating.
  3. No Kit means that part meets the specifications but is not tested to support 82498/82493 and 82497/82492 cache timings
  4. STEPPING The cB1 stepping is logically equivalent to the C2-step, but on a different manufacturing process. The mcB1 step is logically equivalent to the cB1 step (except it does not support DP, APIC or FRC). The mcB1, mA1, mA4 and mcC0-steps also use Intel's VRT (Voltage Reduction Technology, see note 2 above) and are available in the TCP and/or SPGA package, primarily to support mobile applications. The mxA3 is logically equivalent to the xA3 stepping (except it does not support DP or APIC). All mobile steppings are distinguished by an additional "m" prefix, for "mobile". All steppings of the Pentium processor with MMX™ technology are distinguished by an additional "x" prefix.
  5. This is a boxed Pentium processor without the attached fan heatsink.
  6. This is a boxed Pentium processor with an attached fan heatsink.
  7. These parts do not support boundary scan. S106J was previously marked (and is the same as) SK106J.
  8. DP, FRC and APIC features are not supported on these parts.
  9. These parts are packaged in the Plastic Pin Grid Array (PPGA) package. For additional specifications of this package, see specification clarifications 27 and 28.
  10. Some Q0951F units are marked on the bottom side with spec number Q0951 and with an additional line immediately underneath spelling out "Full Feature" to properly identify the unit.
  11. This is a mobile Pentium processor with MMX™ technology with a core operating voltage of 2.285V - 2.665V.
  12. This is a desktop Pentium processor with MMX technology with a core operating voltage of 2.7V-2.9V.
  13. Max Freq means the part may run only at the maximum specified frequency. Specifically, a 200-MHz may be run at 200-MHz +0/-5-MHz (195-200-MHz) and a 166-MHz may be run at 166-MHz +0/-5-MHz (161-166MHz).



## Summary Table of Changes

The following table indicates the Specification Changes, S-Specs, Errata, Specification Clarifications or Documentation Changes, which apply to the listed 75-, 90-, 100-, 120-, 133-, 150-, 166- and 200-MHz 75/90/100/120/133/150/166/200-MHz Pentium® processor and Pentium processor with MMX™ Technology steppings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

### CODES USED IN SUMMARY TABLE

- X: Erratum, Specification Change or Clarification that applies to this stepping.
- Doc: Document change or update that will be implemented.
- Fix: This erratum is intended to be fixed in a future stepping of the component.
- Fixed: This erratum has been previously fixed.
- NoFix: There are no plans to fix this erratum.
- (No mark) or (Blank Box): This erratum is fixed in listed stepping or specification change does not apply to listed stepping.
- DP: Dual processing related errata.
- AP: APIC related errata.
- TCP: Applies to the listed stepping of a mobile Pentium processor in a TCP package only.
- Shaded: This item is either new or modified from the previous version of the document.

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	SPECIFICATION CHANGES
1	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	IDT limit violation causes GP fault, not interrupt 8
2										X				Doc	150 MHz active power dissipation (typical) change
NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	S-SPECS
1					X				X					Fixed	$t_{\text{FA}}, t_{\text{FH}}$ , max valid delay A31-A3, BE7#-BE0#, ADS#, LOCK#
2					X				X					Fixed	Minimum required voltage separation between $V_{\text{CC3}}$ and $V_{\text{CC2}}$
3						X	X							Fixed	$V_{\text{IH}}$ for TRST#
4							X							Fixed	$V_{\text{IL}}$ for BF and BF1 is reduced
5										X				Fixed	Boundary scan timing changes
6										X				Fixed	SPGA $V_{\text{CC2}}$ supply voltage change
7					X				X					Fixed	AC specifications for the Pentium processor with Voltage Reduction Technology

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	<b>S-SPECS (Cont'd)</b>
8							X			X				Fixed	Reduced $V_{IL}$ for TCK
9	X	X	X	X		X								Fixed	Mixing steppings in dual processing mode
10	X	X	X	X		X		X						Fixed	MD/VR/VRE specifications
11				X										Fixed	120-MHz and 133-MHz parts (Q0707, Q0708, Q0711, Q0732, Q0733, Q0751, Q0775, SK086, SX994, SK098, SU033) do not support dual processing
12				X										Fixed	120-MHz and 133-MHz parts (Q0707, Q0708, Q0711, Q0733, Q0751, Q0775, SK086, SK098) do not support FRC
13				X										Fixed	120-MHz and 133-MHz parts (Q0707, Q0708, Q0711, Q0733, Q0751, Q0775, SK086, SK098) $V_{CC}$ to CLK startup specification
14				X										Fixed	120-MHz and 133-MHz parts (Q0707, Q0708, Q0711, Q0733, Q0751, Q0775, SK086, SK098) current leakage on PICD1 pin
15													X	Fix	Mobile stop clock power
16												X	X	Fix	$I_{IH}$ , input leakage current
17												X	X	Fix	Max valid delay A3-A31
18													X	Fix	Max valid delay ADS#
19													X	Fix	Max valid delay HITM#
20													X	Fix	Max valid delay data bus D0-D63
21												X		Fix	Desktop stop clock power
NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	<b>ERRATA</b>
1	X	X	X											Fixed	Branch trace messages during lock cycles
2	X	X	X											Fixed	Breakpoint or single-step may be missed for one instruction following STI
3	X	X	X											Fixed	I/O restart does not function during single stepping or data breakpoint exceptions
4	X	X	X											Fixed	NMI or INIT in SMM with I/O restart during single-stepping



NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA (Cont'd)
5	X	X	X											Fixed	SMI# and FLUSH# during shutdown
6	X	X	X											Fixed	No shutdown after IERR#
7	X	X	X											Fixed	FLUSH# with a breakpoint pending causes false DR6 values
8	X													Fixed	Processor core may not serialize on bus idle
9	X	X	X	X	X	X								Fixed	SMIACK# premature assertion during replacement writeback cycle
10	Superseded by a Specification Change													STPCLK# deassertion not recognized for 5 CLKs after BRDY# returned	
11	X	X	X											Fixed	Future Pentium® OverDrive® Processor FERR# Contention in Two-Socket Systems
12	X													Fixed	Code cache lines are not invalidated if snooped during AutoHALT or stop grant states
13	X													Fixed	STPCLK# assertion during execution of the HALT instruction hangs system
14	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	NMI or INIT during HALT within SMM may cause large amount of bus activity
15	X	X	X	X	X	X	X	X	X	X	X			Fixed	RUNBIST restrictions when run through boundary scan circuitry
16	X	X	X	X		X		X			X			Fixed	FRC mode miscompare due to uninitialized internal register
17	Superseded by a Specification Change													STPCLK# restrictions during EWBE#	
18	X	X	X											Fixed	Multiple allocations into branch target buffer
19	X	X	X											Fixed	100-MHz REP MOVSB speed path
20	X	X	X											Fixed	Overflow undetected on some numbers on FIST
21	X	X	X											Fixed	Six operands result in unexpected FIST operation
22	X													Fixed	Snoop with table-walk violation may not invalidate snooped line
23	X	X												Fixed	Slight precision loss for floating-point divides on specific operand pairs
24	X	X	X											Fixed	FLUSH#, INIT or machine check dropped due to floating-point exception
25	X	X	X	X	X	X	X		X					Fixed	Floating-point operations may clear alignment check bit

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA (Cont'd)
26	X	X	X	X	X	X	X		X					Fixed	CMPXCHG8B across page boundary may cause invalid opcode exception
27	X	X	X									X	X	NoFix	Single-step debug exception breaks out of HALT
28	X	X	X	X	X	X	X	X	X	X	X			Fixed	Branch trace message corruption
29	X	X	X	X		X								Fixed	FRC lock-step failure during APIC write
30	X	X	X	X	X	X	X		X					Fixed	BE4#-BE0# sampled incorrectly at Min Vih
31	X	X	X	X		X								Fixed	Incorrect PCHK# output during boundary scan if in DP mode
32	X	X	X	X	X	X	X		X					Fixed	EIP altered after specific FP operations followed by MOV Sreg, Reg
33	X	X	X	X	X	X	X	X	X	X	X			Fixed	WRMSR into illegal MSR does not generate GP Fault
34	X	X	X											Fixed	Inconsistent data cache state from concurrent snoop and memory write
35	X	X	X											Fixed	BE3#-BE0# not driven during boundary scan if RESET high
36	X	X	X	X	X	X	X	X	X	X	X			Fixed	Incorrect FIP after RESET
37	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Second assertion of FLUSH# not ignored
38	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Segment limit violation by FPU operand may corrupt FPU state
39	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	FP exception inside SMM with pending NMI hangs system
40	X	X	X	X	X	X	X							Fixed	Current in Stop Clock state exceeds specification
41	X	X	X	X	X	X	X		X		X			Fixed	STPCLK# buffer samples incorrectly during boundary scan testing
42	X	X	X	X	X	X	X							Fixed	Incorrect decode of certain OF instructions
43	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Data breakpoint deviations
44	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Event monitor counting discrepancies
45	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	VERR type instructions causing page fault task switch with T bit set may corrupt CS:EIP
46	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	BUSCHK# interrupt has wrong priority
47	X	X	X	X	X				X		X			Fixed	BF and CPUTYP buffers sample incorrectly during boundary scan testing

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA (Cont'd)
48	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Matched but disabled data breakpoint can be lost by STPCLK# assertion.
49	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	STPCLK# ignored in SMM when INIT or NMI pending
50	X	X	X	X	X	X	X	X	X	X	X			Fixed	STPCLK# pullup not engaged at RESET
51	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	A fault causing a page fault can cause an instruction to execute twice
52	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Machine check exception pending, then HLT, can cause skipped or incorrect instruction, or CPU hang
53	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	FBSTP stores BCD operand incorrectly if address wrap & FPU error both occur
54	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	V86 interrupt routine at illegal privilege level can cause spurious pushes to stack
55	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Corrupted HLT flag can cause skipped or incorrect instruction, or CPU hang
56	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Benign exceptions can erroneously cause double fault
57	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Double fault counter may not increment correctly
58					X		X		X	X				Fixed	Some input pins may float high when core V <sub>CC</sub> powers up after I/O V <sub>CC</sub> (mobile CPU)
59	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Short form of mov EAX/ AX/ AL may not pair
60	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Turning off paging may result in prefetch to random location
61	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	STPCLK# or FLUSH# after STI
62	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	REP string instruction not interruptable by STPCLK#
63	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Single step may not be reported on first instruction after FLUSH#
64	X	X	X	X		X		X			X	X	X	NoFix	Double fault may generate illegal bus cycle
65	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	TRST# not asynchronous
66	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	STPCLK# on RSM to HLT causes non-standard behavior
67	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Code cache dump may cause wrong IERR#
68	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Asserting TRST# pin or issuing JTAG instructions does not exit TAP Hi-Z state



NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA Cont'd)
69	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	ADS# may be delayed after HLDA deassertion
70	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Stack underflow in IRET gives #GP, not #SS
71	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Performance monitoring pins PM[1:0] may count the events incorrectly
72												X	X	Fix	BIST is disabled
73												X	X	NoFix	Branch trace messages may cause system hang
74												X	X	Fix	Enabling RDPMC in CR4 and also using SMM may cause shutdown
75												X	X	Fix	Event monitor counting discrepancies (fix)
76												X	X	NoFix	Event monitor counting discrepancies (Nofix)
77												X	X	Fix	INVD may leave valid entries in the cache due to snoop interaction
78												X	X	NoFix	TLB update is blocked after a specific sequence of events with a misaligned descriptor
79	X	X	X	X	X	X	X	X	X	X	X	X	X	NoFix	Erroneous debug exception on POPF/IRET instructions with a GP fault.
1DP	X	X	X											Fixed	Problem with external snooping while two cycles are pending on the bus
2DP	X	X	X											Fixed	STPCLK# assertion and the stop grant bus cycle
3DP	X	X	X											Fixed	External snooping with AHOLD asserted may cause processor to hang
4DP	X	X	X											Fixed	Address parity check not supported in dual processing mode
5DP	X	X												Fixed	Inconsistent cache state may result from interprocessor pipelined READ into a WRITE
6DP	X	X	X											Fixed	Processors hang during Zero WS, pipelined bus cycles
7DP	X	X	X											Fixed	Bus lock-up problem in a specific dual processing mode sequence
8DP	X	X	X	X		X								Fixed	Incorrect assertion of PHITM# without PHIT#
9DP	X	X	X	X		X								Fixed	Double issuance of read cycles

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA (Cont'd)
10DP	X	X	X	X		X								Fixed	Line invalidation may occur on read or prefetch cycles
11DP	X	X	X	X		X		X			X			Fixed	EADS# or floating ADS# may cause extra invalidates
12DP	X	X	X	X		X								Fixed	HOLD and BOFF# during APIC cycle may cause dual processor arbitration problem
13DP	X	X	X	X		X								Fixed	System hang after hold during local APIC 2 <sup>nd</sup> INTA cycle
14DP	X	X	X	X		X		X			X			Fixed	External snoop can be incorrectly invalidated
15DP	X	X	X	X		X		X			X	X		NoFix	STPCLK# re-assertion recognition constraint with DP
16DP	X	X	X	X		X		X			X	X		NoFix	Second assertion of FLUSH# during flush acknowledge cycle may cause hang
1AP	X	X	X											Fixed	Remote read message shows valid status after a checksum error
2AP	X	X	X											Fixed	Chance of clearing an unread error in the error register
3AP	X	X	X											Fixed	Writes to error register clears register
4AP	X	X	X											Fixed	Three interrupts of the same priority causes lost local interrupt
5AP	X	X	X											Fixed	APIC bus synchronization lost due to checksum error on a remote read message
6AP	X	X	X											Fixed	HOLD during a READ from local APIC register may cause incorrect PCHK#
7AP	X	X	X											Fixed	HOLD during an outstanding interprocessor pipelined APIC cycle hangs processor
8AP	X	X	X											Fixed	PICCLK reflection may cause an APIC checksum error
9AP	X	X	X	X		X		X			X			Fixed	Spurious interrupt in APIC through local mode
10AP	X	X	X											Fixed	Potential for lost interrupts while using APIC in through Local mode
11AP	X	X	X	X		X								Fixed	Back to back assertions of HOLD or BOFF# may cause lost APIC write cycle
12AP	X	X	X	X		X		X						Fixed	System hangs when BOFF# is asserted during second internal INTA cycle

NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	ERRATA (Cont'd)
13AP	X	X	X	X		X		X			X			Fixed	APIC pipeline cycle during cache linefill causes restarted cycle to lose its attribute
14AP	X	X	X	X		X		X			X	X		NoFix	INIT and SMI via the APIC three-wire bus may be lost
15AP								X			X			Fixed	IERR# in FRC lock-step mode during APIC write
16AP	X	X	X	X	X	X	X	X			X			Fixed	Inadvertent BRDY# during external INTA cycle with BOFF#
17AP	X	X	X	X		X		X			X			Fixed	APIC read cycle may not complete upon assertion of BOFF# and HOLD
18AP	X	X	X	X		X		X			X	X		NoFix	PICCLK must toggle for at least twenty cycles before RESET
19AP												X		Fix	APIC ID can not be changed
1TCP	X													Fixed	CPU may not reset correctly due to floating FRCMC# pin
2TCP	X			X	X		X		X	X	X			Fixed	BRDY# does not have buffer selection capability
NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	SPECIFICATION CLARIFICATIONS
1	X	X	X	X		X		X			X	X	X	Doc	Pentium processor's response to startup and init IPIs
2	X	X	X											Doc	APIC timer use clarification
3	X	X	X											Fixed	PICCLK reflection may cause APIC checksum errors and dropped IPIs
4	X	X	X											Fixed	Boundary scan RUNBIST register requires initialization prior to use
5	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Only one SMI# can be latched during SMM
6	X	X	X	X		X		X			X	X	X	Doc	APIC 8-bit access
7	X	X	X	X		X		X			X	X	X	Doc	LOCK prefix excludes APIC memory space
8	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	SMI# activation may cause a nested NMI handling
9	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Code breakpoints set on meaningless prefixes not guaranteed to be recognized
10	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Resume flag should be set by software
11	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Data breakpoints on INS delayed one iteration



NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	SPECIFICATION CLARIFICATIONS (Cont'd)
12	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	When L1 cache disabled, inquire cycles are blocked
13	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Serializing operation required when one CPU modifies another CPU's code.
14	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	For correct translations, the TLB should be flushed after the PSE bit in CR4 is set
15	X	X	X	X		X		X			X	X		Doc	When APIC enabled, its 4K block should not be used in regular memory
16	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Extra code break can occur on I/O or HLT instruction if SMI coincides
17												X	X	Doc	LRU maybe updated for non-cacheable cycles
18	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	FYL2XP1 does not generate exceptions for X out of range
19	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Enabling NMI inside SMM
NO.	B1	B3	B5	C2	mA1	cB1	mcB1	cC0	mA4	mcC0	E0	xA3	mxA3	Plans	DOCUMENTATION CHANGES
1	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	JMP cannot do a nested task switch, Volume 3, page 13-12
2					X		X		X	X				Doc	Incorrect TCP pinout
3	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Interrupt sampling window, Volume 3, page 23-39
4	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	FSETPM is like NOP, not like FNOP
5	X	X	X	X	X	X	X	X	X	X	X	X	X	Doc	Errors in 3 tables of special descriptor types
6												X		Doc	ICOMP® Index 2.0 rating correction

## SPECIFICATION CHANGES

The Specification Changes listed in this section apply to the *Pentium® Processor Family Developer's Manual*, (Order Number 241428), the *Intel Architecture Software Developer's Manual*, Volume 1: Basic Architecture (Order Number 243190); Volume 2: Instruction Set Reference Manual (Order Number 243191), the *Pentium® Processor at iComp® Index 610\75 MHz, 735\90 MHz, 815\100 MHz, 1000\120 MHz, 1110\133 MHz Datasheet*, (Order Number 241997), or the *Pentium® Processor with MMX® Technology datasheet* (Order Number 243185). Specification Changes may be incorporated into future versions of the appropriate document(s).

### 1. **IDT Limit Violation Causes GP Fault, Not Interrupt 8**

The last sentence in Section 9.3 of the *Pentium® Processor Family Developer's Manual*, Volume 3, says about exception handling in Real Mode: "If an interrupt occurs and its entry in the interrupt table is beyond the limit stored in the IDTR register, a double-fault exception is generated." In fact, in the Pentium processor, there is no difference between Real and Protected Mode when an IDT limit violation occurs. It generates interrupt 13: General Protection fault in both modes.

### 2. **150 MHz Active Power Dissipation (typical) Change**

These new specifications for Pentium processors @150 MHz active power dissipation (typical) apply ONLY to the mcC0 stepping (mobile specific) TCP parts. The previous, preliminary range giving typical power (3.8 to 5.0 W) for VccCore of 2.9V has been reduced to the range (3.4 to 4.5 W). Parts with a VccCore of 3.1V are specified to have a typical power range (3.8 to 5.0 W).

Parameter	Previous Value (Watts)	Current Value (Watts)
150 MHz Active Power (typical) Dissipation	N/A	3.8 - 5.0 W @ 3.1V
	3.8 - 5.0 W @2.9V	3.4 - 4.5 W @ 2.9V

## **S-SPECS**

***1-21. Refer to Appendix A of the 1997 Pentium® Processor Family Developer's Manual (Order# 241428).***

## ERRATA

**1-78.**            ***Refer to Appendix A of the 1997 Pentium® Processor Family Developer's Manual (Order# 241428).***

**79.      *Erroneous Debug Exception on POPF/IRET instructions with a GP Fault.***

**PROBLEM:** An erroneous debug exception can occur due to execution of a POPF or IRET instruction in virtual 8086 mode, if there is a data breakpoint set on the address pointed to by SS:ESP, and the POPF or IRET triggers a general protection fault. This occurs in virtual 8086 mode when the IOPL < 3, causing POPF and IRET to trap to the GP fault without accessing the stack. The data breakpoint set on the stack should not be triggered, but in fact it is incorrectly triggered as soon as the GP fault handler is entered.

**IMPLICATION:** This results in an invalid debug exception where the saved state (CS:EIP in the stack, or in the TSS in the case of a task-switch for interrupt 1) points to the first instruction of the GP Fault handler. This may confuse the debug monitor which expects to find a pointer to an instruction accessing the stack. Note this erratum only occurs during debugging and does not affect normal execution.

**WORKAROUND:** The debug monitor could be revised to detect this erratum, and to only perform an IRET when this erratum is detected as the cause of entry into the debugger.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

**1DP-16DP.**    ***Refer to Appendix A of the Pentium® Processor Family Developer's Manual (Order# 241428-005).***

**1AP-19AP.**    ***Refer to Appendix A of the Pentium® Processor Family Developer's Manual (Order# 241428-005).***

**1TCP-2TCP.**    ***Refer to Appendix A of the Pentium® Processor Family Developer's Manual (Order# 241428-005).***

## SPECIFICATION CLARIFICATIONS

### 1. *Pentium® Processor's Response to Startup and Init IPIs*

The Pentium processor when used as a dual processor upgrade component, will require a STARTUP IPI to wake up this part after the following two situations:

1. After any assertion of RESET.
- Or
2. After any assertion of INIT.

(The assertion of INIT could come from toggling the INIT pin or through an APIC IPI.)

In either case, the dual processor upgrade component will not jump to the RESET Vector, it will instead go into a halt state. If an INIT IPI is then sent to the halted upgrade component, it will be latched and kept pending until a STARTUP IPI is received. From the time the STARTUP IPI is received the CPU will respond to further INIT IPIs but will ignore any STARTUP IPIs. It will not respond to future STARTUP IPIs until a RESET assertion or an INIT assertion (INIT Pin or INIT IPI) happens again.

The Pentium processor when used as a primary processor, will never respond to a STARTUP IPI at any time. It will ignore the STARTUP IPI with no effects.

To shutdown the processors the operating system should only use the INIT IPI, STARTUP IPIs should never be used once the processors are running.

The following pseudo-code shows the generic algorithm for waking up Pentium processors, including 82489DX based systems, dual processor systems, and multi-processor systems. The algorithm will work with future processors too.

```

BSP sends AP an INIT IPI
BSP DELAYs (10mSec)
If (APIC VERSION is not an 82489DX)
{
    BSP sends AP a STARTUP IPI
    BSP DELAYs (200uSec)
    BSP sends AP a STARTUP IPI
    BSP DELAYs (200uSec)
}
BSP verifies synchronization with executing AP
  
```

For additional information please refer to the Intel Multiprocessor Specification Version 1.4 (Order Number 242016).


### 2. *APIC Timer Use Clarification*

The APIC Timer functions correctly, but there is one timer "tick" that is a different pulse width than the other timer "ticks". The countdown performs correctly regardless of the divisor that is programmed, each of these ticks is of the same pulse width, but the last tick is held for just one single timer clock regardless of the divisor programmed. This results in a slightly inaccurate timer. This last tick pulse width is shown in the top diagram. The lower diagram shows how the accuracy of the timer will be corrected in a future stepping. This phenomenon occurs when the timer is used as a single shot generator as well.



**NOTE:**

The CPU Bus clock in which the CCR is loaded from the ICR occurs one clock after the ICR is loaded.



### 3. ***PICCLK Reflection May Cause APIC Checksum Errors and Dropped IPIs***

Many of the APIC errors that are listed in the erratum concern checksum errors on the APIC bus. This specification clarification is to address the elimination of checksum errors on the APIC bus. Doing so would reduce the error rate and would eliminate the possibility of dropping of Interprocessor Interrupts (IPI) due to multiple data errors on the same APIC message. Getting a single checksum error does not typically pose a problem, because the error will cause the APIC message will be resent, but if there is a high error rate then there is a possibility that the retries of the APIC messages may take up the bandwidth of the APIC bus some may be rescheduled or accidentally dropped. A system that performs in this manner has a fundamental design problem that needs to be corrected.

Most of the checksum errors observed are a result of the PICCLK not crossing the threshold cleanly, this can be tracked down to 2 possible issues: PICCLK marginally meeting rise/fall time specification, and reflections causing PICCLK to re-cross the threshold. Both of the problems are fairly easily solved, and a robust system design will typically show zero checksum errors in a 24 hour period during stress testing.

The current specification for the rise/fall time of the PICCLK signal is shown in the timing tables as  $t_{60e}$  and  $t_{60f}$  for all frequencies. This rise/fall time must be met to guarantee correct operation of the device. This rise/fall time should be verified at all receivers of the PICCLK signal. If a daisy chain type route is used with a large series termination resistor the rise/fall time at the devices near the driver end of the net are the most

critical and should be checked. The high and low time specifications also need to be verified to meet the specification.

There is also a good chance that in a system using daisy chain route topologies that there will be reflections seen by receivers located close to the driver. It would be recommended to use a balanced star type route on clock signals like PICCLK to ensure there are no reflections that may re-cross any trip thresholds on the inputs to the CPU. The correct balanced route is based on both the length of the traces and the relative input capacitance loading presented by each device. It is also important to verify the selection of the correct series terminating resistors to dampen out any reflections on this line.

The values of the series resistances should be chosen using the following guidelines:

Single Receiver:

1. Driver and receiver on opposite ends of the trace.
2.  $R_{\text{driver}} + R_{\text{terminator}} = Z_0$ .

Multiple Receivers:

1. Trace has 1 branch per receiver, branches are of equal equivalent capacitive loads.
2. Branch as close as possible to the Driver.
3. For single termination resistor (n branches):
  - a. Place terminator as close to driver as possible.
  - b.  $R_{\text{driver}} + R_{\text{terminator}} = Z_0 / n$

For multiple termination resistors (n branches):

1. Place terminators on each branch, as close to the branch point as possible.
2.  $R_{\text{driver}} + R_{\text{terminator}} / n = Z_0 / n$

Even though PICCLK is a lower frequency clock this clock is still critical and should be routed with care and reflections at each node should be eliminated. More detailed clock routing techniques are available in the *Pentium™ Processor Clock Design* application note (AP-479), (Order Number 241574).

#### **4. Boundary Scan RUNBIST Register Requires Initialization Prior to Use**

It has been found that the Reset cell of the Boundary Scan register is not correctly initialized prior to use. There is a failing result reported from running the RUNBIST Command through the Boundary Scan circuitry.

The IEEE 1149.1-1990 specification states, "Where a test data register (other than the Boundary Scan register) must be initialized prior to execution of the self-test this must occur at the start of the self-test without any requirement to shift data into the component."

To execute the TAP RUNBIST instruction:

1. Select "Sample/Preload" TAP instruction (XXXXXXXX0001) and load the RESET BSCAN cell (cell #52) with '0'.
2. Shift in the "Runbist" TAP instruction move to and wait in the "run-test-idle" state for 2<sup>19</sup> clocks.
3. Examine the pass/fail status by advancing to the "shift-dr" state to read the runbist register.

## 5. **Only One SMI# Can Be Latched During SMM**

Section 20.1.4.2 of Volume 3 of the *Pentium® Processor Family Developer's Manual* correctly states that only one SMI# can be latched by the CPU while it is in SMM (end of 2<sup>nd</sup> paragraph). However, Section 5.1.50 of Volume 1 of the manual in the SMI# pin definition incorrectly implies by the use of the plural that more than one SMI# request may be held pending during SMM. Thus the following changes will be implemented in the next revision of the Manual:

Section 20.1.4.2 of Volume 3, next to last sentence in the second paragraph, will have the underlined phrase added: "The first SMI# interrupt request that occurs while the processor is in SMM **(i.e. after SMIACT# has been asserted)** is latched, and serviced when the processor exits SMM with the RSM instruction."

Section 5.1.50 of Volume 1: The second paragraph of the Signal Description, that refers to SMI# requests held pending during SMM, will be replaced with the entire second paragraph of Section 20.1.4.2 of Volume 3.

## 6. **APIC 8-bit Access**

The following should be added to the *Pentium® Processor Family Developer's Manual*, Volume 3, Section 19.3.1.4. The APIC supports 32 bit sized, 32 bit aligned, read and write cycles to its registers. Therefore, all APIC registers should be accessed using 32-bit loads and stores. If a 32-bit APIC register is accessed with an 8 or 16 bit write cycle the result may be unpredictable. This implies that to modify a field, the entire 32-bit register should be read, the field modified, and the entire 32 bits written back.

## 7. **LOCK Prefix Excludes APIC Memory Space**

In the *Pentium® Processor Family Developer's Manual*, Volume 3, page 25-216, the LOCK prefix is described. A line should be added at the end of the description as follows: The LOCK prefix has no effect on instructions that address the APIC memory space. Therefore, LOCK# is not asserted.

## 8. **SMI# Activation May Cause a Nested NMI Handling**

In the *Pentium® Processor Family Developer's Manual*, Volume 3, Section 20.1.4.4, the following note should be added just before the last paragraph.

During NMI interrupt handling NMI interrupts are disabled. NMI interrupts are serviced and completed with IRET one at a time. When the processor enters SMM from the NMI interrupt handler, the processor saves the SMRAM State Save Map (e.g. contents of status registers) but does not save the attribute to keep NMI interrupts disabled. Potentially a NMI could be latched (while in SMM or upon exit) and serviced upon exit of SMM even though the previous NMI handler has still not completed. One or more NMI's could be nested in the first NMI handler. The interrupt handler should take this into consideration.

## 9. **Code Breakpoints Set on Meaningless Prefixes Not Guaranteed to be Recognized**

The following should be added to the *Pentium® Processor Family Developer's Manual*, Volume 3, Section 17.3.1.1 (Instruction-Breakpoint Fault).

Code breakpoints set on meaningless instruction prefixes (a prefix which has no logical meaning for that instruction, e.g. a segment override prefix on an instruction that does not access memory) are not guaranteed to be recognized.

Code breakpoints should be set on the instruction opcode, not on a meaningless prefix.

In the *Pentium® Processor Family Developer's Manual*, Volume 3, Sections 3-4 (Instruction Format) and 25.2 (Instruction Format), after "For each instruction one prefix may be used from each group. The effect of redundant prefixes (more than one prefix from a group) is undefined and may vary from processor to processor." The following should be added:

Some prefixes when attached to specific instructions have no logical meaning (e.g. a segment override prefix on an instruction that does not access memory). The effect of attaching meaningless prefixes to instructions is undefined and may vary from processor to processor.

## 10. **Resume Flag Should Be Set by Software**

The lead-in sentences and first bullet of section 14.3.3 in the *Pentium® Processor Family Developer's Manual*, Volume 3 should be replaced with the following:

The RF (Resume Flag) in the EFLAGS register should be used during debugging to avoid servicing an instruction breakpoint fault multiple times. RF works as follows:

- The debug handler (interrupt #1) should set the RF bit in the EFLAGS image on the stack whenever it is servicing an instruction breakpoint fault (rather than a data breakpoint trap), and the breakpoint is being left in place. If this is not done, the CPU will return to execute the instruction, fault on the breakpoint again to interrupt #1, and so on.

The following should be added as fifth and sixth bullets:

- If a fault type breakpoint coincides with another fault (the instruction accesses a not present page, violates a general protection rule, etc.) one spurious repetition of the breakpoint will occur after the second fault is handled, even though the debug handler sets RF. As an optional debugging convenience, to avoid this occasional confusion, all interrupt handlers that could interact during debugging in this way can be modified by having them also set the RF bit in the EFLAGS image on their stack.
- The CPU, in branching to fault handlers under some circumstances, will set the RF bit in the EFLAGS image on the stack by hardware action. Exactly when the CPU does this is implementation specific and should not be relied upon by software. No problem is caused by setting this bit again if it is already set.

## 11. **Data Breakpoints on INS Delayed One Iteration**

The *Pentium® Processor Family Developer's Manual*, Volume 3, last paragraph and sentence of section 17.3.1.2 states, "Repeated INS and OUTS instructions generate a memory breakpoint debug exception trap after the iteration in which the memory address breakpoint location is accessed."

The sentence should read, "Repeated OUTS instructions generate a memory breakpoint debug exception trap after the iteration in which the memory address breakpoint location is accessed. Repeated INS instructions generate the memory breakpoint debug exception trap one iteration later".

## 12. **When L1 Cache Disabled, Inquire Cycles Are Blocked**

The last line in Table 18-2 in the *Pentium® Processor Family Developer's Manual*, Volume 3 presently reads "Invalidation is inhibited". This is part of the description of L1 cache behavior when it is "disabled" by setting CR0 bits CD = NW = 1. This line will be clarified to read "Inquire cycles (triggered by EADS# active) and resulting invalidation and any APCHK# assertions are inhibited."

### **13. Serializing Operation Required When One CPU Modifies Another CPU's Code**

A new subsection, 19.2.1, will be added to the *Pentium® Processor Family Developer's Manual*, Volume 3, titled *Processor Modifying Another Processor's Code*, and it will be referenced in the current subsection 18.2.3 on self-modifying code.

A particular problem in memory access ordering occurs in a multiprocessing system if one processor (CPU1) modifies the code of another (CPU2). This obviously requires a semaphore check by CPU2 before executing in the area being modified, to assure that CPU1 is finished with the changes before CPU2 begins executing the changed code. In addition, it is necessary for CPU2 to execute a serializing operation after the semaphore allows access but before the modified code is executed. This is needed because the external snoops into CPU2 caused by the code modification by CPU1 will invalidate any matching lines in CPU2's code cache, but not in its prefetch buffers or execution pipeline. Note that this is different from the situation described in section 18.2.3 on self-modifying code. When the CPU modifies its own code, the prefetch buffers and pipeline as well as the code cache are checked and invalidated if necessary.

### **14. For Correct Translations, the TLB Should be Flushed After the PSE Bit in CR4 Is Set**

Memory mapping tables may be changed by setting the page size extension bit in CR4 (bit 4). However if the TLB is not flushed after the CR4.PSE bit is set, it may provide an erroneous 4K-byte page translation rather than a new 4M-byte page translation, or the other way around. Therefore for correct translations, the TLB should be flushed by writing to CR3 after the CR4.PSE bit is set.

This will be added to the *Pentium® Processor Family Developer's Manual*, Volume 3, Sections 10.1.3 and 11.3.5.

### **15. When APIC Enabled, Its 4K Block Should Not Be Used In Regular Memory**

When the local APIC is enabled, it uses a 4 Kbyte memory mapped address block starting at 0FEE0000H for its control and status registers. Obviously one can't use the 4K block at 0FEE0000H in regular memory for data, because reads and writes would always go to the APIC registers instead. Not obviously, code placed in this location in memory usually is fetched correctly, because the bus unit normally distinguishes code fetches from APIC reads and puts the code fetches on the external bus. Nonetheless, this 4K block should not be used for code either, because in a case when the code fetch is backed off, the bus unit directs the recovered code fetch cycle to the APIC, resulting in interrupt 6, or unpredictable execution.

The following NOTE will be added as the last text in section 19.3.1.4 in the *Pentium® Processor Family Developer's Manual*, Volume 3: "When the APIC is enabled, the 4K page in regular memory that overlays the 4K block assigned to the APIC should not be used, for either code or data."

### **16. Extra Code Break Can Occur on I/O or HLT Instruction if SMI Coincides**

If a code breakpoint is set on an I/O instruction, as usual the breakpoint will be taken before the I/O instruction is executed. If the I/O instruction is also used as part of an I/O restart protocol, I/O restart is enabled, and executing the instruction triggers SMI, RSM from the SMI handler will return to the start of the I/O instruction, and the code breakpoint will be taken again before the I/O instruction is executed a second time.

Similarly, if a code breakpoint is set on an HLT instruction, the breakpoint will be taken before the processor enters the HLT state. If SMI occurs during this state, and the SMI handler chooses to RSM to the HLT instruction (the usual choice, for SMI to be transparent), the code breakpoint will be taken again before the HLT state is re-entered. In this case, other problems can occur, because an internal HLT flag remains set incorrectly. These problems are documented in Erratum # 55, case 2.

This information will be added to the end of Section 17.3.1.1, on "Instruction-Breakpoint Faults", in the *Pentium<sup>®</sup> Processor Family Developer's Manual*, Volume 3.

## **17. LRU May Be Updated For Non-cacheable Cycles**

The following will be added to the *Pentium<sup>®</sup> Processor Family Developer's Manual*, Volume 3, page 18-7:

Memory reads may update the LRU bits in the Pentium processor with MMX technology even if the cycle is non-cacheable. The LRU replacement mechanism is implementation specific and may vary between processors.

## **18. FYL2XP1 Does Not Generate Exceptions for X Out of Range**

The FYL2XP1 instruction is intended to be used only for taking the log of numbers very close to one, to provide improved accuracy. For X values outside of the FYL2XP1 instruction's valid range, the FYL2X instruction should be used instead. The present documentation of what happens when X is outside of the FYL2XP1 instruction's valid range is inconsistent. For FYL2XP1, out of range behavior will be replaced by "If the ST operand is outside of its acceptable range, the result is undefined, and software should not rely on an exception being generated. Under some circumstances exceptions may be generated when ST is out of range, but this behavior is implementation specific and not guaranteed." The information on pages 7-15 and 25-161 of the *Pentium<sup>®</sup> Processor Family Developer's Manual*, Volume 3 will be clarified.

## **19. Enabling NMI Inside SMM**

Page 20-11 of the *Pentium<sup>®</sup> Processor Family Developer's Manual* Volume 3 states "Although NMI requests are blocked when the CPU enters SMM, they may be enabled through software by invoking a dummy interrupt and vectoring to an Interrupt Service Routine." This will be changed to: "Although NMI requests are blocked when the CPU enters SMM, they may be enabled by first enabling interrupts through INTR by setting the IF flag, and then by triggering INTR. Also, for the Pentium processor, exceptions that invoke a trap or fault handler will enable NMI inside of SMM. This behavior of exceptions enabling NMI within SMM is not part of the Intel Architecture, and is implementation specific".

## DOCUMENTATION CHANGES


The Documentation Changes listed in this section apply to the *Pentium<sup>®</sup> Processor Family Developer's Manual*, Volumes 1 and 3. All Documentation Changes will be incorporated into a future version of the appropriate Pentium processor documentation.

### 1. ***JMP Cannot Do a Nested Task Switch, Volume 3, Page 13-12***

In the *Pentium<sup>®</sup> Processor Family Developer's Manual*, Volume 3, Section 13.6, the sentence “When an interrupt, exception, jump, or call causes a task switch...” incorrectly includes the **jump** in the list of actions that can cause a **nested** task switch. The word “jump” will be removed from the sentence. The Table 13-2 correctly shows the effects of task switches via jumps vs. Task switches via CALL's or interrupts, on the NT flag and the Link field of the TSS.

### 2. ***Incorrect TCP Pinout Drawing***

The TCP pinout drawing on page 8 of the Pentium Processor with Voltage Reduction Technology Data Sheet was inadvertently rotated. The correct orientation is shown below.



### 3. Interrupt Sampling Window, Volume 3, Page 23-39

In the *Pentium® Processor Family Developer's Manual*, Volume 3, Section 23.3.7 the first sentence of the second paragraph "The Pentium processor ... asserts the FERR# pin." Should be replaced with the following:

The Pentium processor and the Intel486 processor implement the "No-Wait" Floating-Point instructions (See Section 6.3.7) in the DOS-Compatibility mode (CR0.NE = 0) in the following manner:

In the event of a pending unmasked numeric exception, the "No-Wait" class of instructions asserts the FERR# pin.



#### 4. ***FSETPM Is Like NOP, Not Like FNOP***

In the *Pentium® Processor Family Developer's Manual*, Volume 3, page 23-37 in the Section 23.3.4 on Instructions, the 80287 instruction FSETPM is described as being equivalent to an FNOP when executed in the Intel387 math coprocessor and the Intel486 and Pentium processors. In fact, FSETPM is treated as a NOP in these processors, as is correctly explained (along with the difference between FNOP and NOP) on the next page in sec. 23.3.6. "FNOP" will be changed to "NOP" in the FSETPM description.

#### 5. ***Errors in 3 Tables of Special Descriptor Types***

In the *Pentium® Processor Family Developer's Manual*, Volume 3 on page 25-199 and on page 25-222, in the descriptions of the **LAR** and **LSL** instructions respectively, tables are given of the special segment and gate descriptor types and names, with indication of which ones are valid with the given instruction. The same two pairs of descriptor types are interchanged in these two tables. Descriptor type 6 is the 16-bit interrupt gate, not trap gate, and type 7 is the 16-bit trap gate, not interrupt gate. Similarly, descriptor type 0Eh is the 32-bit interrupt gate, and 0Fh is the 32-bit trap gate. Table 12-1 gives a completely correct listing of the special descriptor types, but in the same chapter, Table 12-3 (page 12-22) incorrectly indicates that the 16-bit gates are not valid for the **LSL** instruction (this table *does* have the correct types for the interrupt and trap gates that it shows).

#### 6. ***iCOMP® Index 2.0 Rating Correction***

The 200 MHz Pentium processor with MMX technology has an iCOMP® Index 2.0 Rating of 182. The table at the top of page i of the *Pentium® Processor Family Developer's Manual* lists the iCOMP Index 2.0 Rating of the 200 MHz Pentium processor with MMX technology incorrect as 183.



## **Part II:**

# **Specification Update for Pentium® OverDrive® Processors**



## GENERAL INFORMATION


This section covers the various Pentium OverDrive® processors.

The 63- and 83-MHz Pentium OverDrive processors are Pentium processor technology upgrades for Intel486 processor-based systems. For more information on the 63- and 83-MHz Pentium OverDrive processors, please refer to the *Intel Pentium® OverDrive® Processor* datasheet (Order Number 290544).

The 120/133-MHz Pentium OverDrive processors are Pentium processor technology upgrades for 60/66-MHz Pentium processor-based systems. The 125, 150, and 166-MHz Pentium OverDrive processors are Pentium processor technology upgrades for 75, 90, and 100-MHz Pentium processor-based systems. For more information on the Pentium OverDrive processors for Pentium processor based systems, please refer to the *Pentium® OverDrive® Processors for Pentium Processor-Based Systems* datasheet, (Order Number 290579).

### Top Markings

The Pentium OverDrive processor can be identified by the number on the base of the heat sink, under the integrated fan. To remove the fan, squeeze the retaining clips in the upper left corner of the chip and lift up. The figure below shows the laser mark found on the heatsink base of the processor. A marking is also used to indicate the speed of the part and is located in the upper right of the package.



**NOTES:**

- XX or XXX = Core Speed (MHz).
- CCCCC = Product Code
- FFFFFFFF = FPO # (Test Lot Traceability #).
- DDDD = Serialization Code
- SZZZ = Spec number
- VW.W = Version number
- The FPO - Serial Number is unique for every Pentium® OverDrive® processor.
- The Version Number is used to easily identify major processor steppings: it applies to OverDrive processors only

Basic Pentium<sup>®</sup> OverDrive<sup>®</sup> Processor Identification Information

CPUID					Manuf. Stepping <sup>1</sup>	Speed (MHz) Core / Bus	S-Spec	Version	Notes
Product Code	Type	Family	Model	Stepping					
PODP5V63	1	5	3	1	B1	63/25	SZ953	1.0	
PODP5V63	1	5	3	1	B2	63/25	SZ990	1.1	
PODP5V83	1	5	3	2	C0	83/33	SU014	2.1	
PODP5V133	0	5	1	a	tA0	120/60,133/66	SU082	1.0	2
PODP3V125	0	5	2	c	aC0	125/50	SU081	1.0	3
PODP3V150	0	5	2	c	aC0	150/60	SU083	1.0	3
PODP3V166	0	5	2	c	aC0	166/66	SU084	1.0	3

**NOTES:**

- The Type corresponds to bits [13:12] of the EDX register after RESET, bits [13:12] of the EAX register after the CPUID instruction is executed.
- The Family corresponds to bits [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CPUID instruction is executed.
- The Model corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed.
- The Stepping corresponds to bits [3:0] of the EDX register after RESET, bits [3:0] of the EAX register after the CPUID instruction is executed.<sup>1</sup> Manufacturing steppings prefixed with a lower-case "t" refer to the 120/133-MHz Pentium OverDrive processors for 60/66 MHz Pentium processor-based systems. Steppings prefixed with a lower-case "a" refer to the 125/150/166-MHz Pentium OverDrive processors for 75/90/100 MHz Pentium processor-based systems. Steppings without a prefix refer to the 63/83-MHz Pentium OverDrive processors for Intel 486 processor-based system<sup>2</sup>. The V<sub>CC</sub> Operating Voltage for these parts is 4.75 - 5.403. The V<sub>CC</sub> Operating Voltage for these parts is 3.135 - 3.6V

## Summary Table of Changes

The following table indicates the Specification Changes, Errata, Specification Clarifications, or Documentation Changes which apply to the listed Pentium OverDrive processor steppings. Intel intends to correct some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or specification changes as noted. Any items that are shaded are new for this revision of the document. This table uses the following notations:

### CODES USED IN SUMMARY TABLE

- X: Erratum, Specification Change or Clarification that applies to this stepping.
- Doc: Document change or update that will be implemented.
- Fix: This erratum is intended to be fixed in a future stepping of the component.
- Fixed: This erratum has been previously fixed.
- NoFix: There are no plans to fix this erratum .
- (No mark) or (Blank Box): This erratum is fixed in listed stepping or specification change does not apply to listed stepping.
- PP##: Please refer to Part I: Specification Update for 75/90/100/120/133/150/166/200-MHz Pentium® Processors and Pentium Processors with MMX™ Technology.
- Shaded: This item is either new or modified from the previous version of the document.

NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	SPECIFICATION CHANGES
1	X	X	X				Doc	Clock low time (t <sub>3</sub> ) change
2		X	X				Doc	Removal of V <sub>CC</sub> pin A4
3		X	X				Doc	Minimum operating temperature
4	X	X	X			PP1	Doc	IDT limit violation causes GP fault, not interrupt 8
5	X	X	X				Doc	Maximum I <sub>CC</sub> values
NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	ERRATA
1	X	X	X			PP1	NoFix	Branch trace messages during lock cycles
2	X	X	X			PP2	NoFix	Breakpoint or single-step may be missed for one instruction following STI

NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	ERRATA (Cont'd.)
3	X	X	X			PP3	NoFix	I/O restart does not function during single-stepping or data breakpoint exceptions
4	X	X	X			PP4	NoFix	NMI or INIT in SMM with I/O restart during single-stepping
5	X	X	X			PP5	NoFix	SMI# and FLUSH# during shutdown
6	X	X					Fixed	BIST disabled
7								Maximum I <sub>CC</sub> usage (Refer to Spec Change 5)
8	X	X	X			PP6	NoFix	No shutdown after internal error
9	X	X	X			PP7	NoFix	FLUSH# with a breakpoint pending causes false DR6 values
10	X	X	X		X	PP10	NoFix	STPCLK# deassertion not recognized for 5 CLKs after BRDY# returned
11	X	X	X	X	X	PP14	NoFix	NMI or INIT during HALT within SMM may cause large amount of bus activity
12	X	X	X		X	PP17	NoFix	STPCLK# restrictions during EWBE#
13	X	X					Fixed	CLK required for UP# to be driven
14	X	X				PP18	Fixed	Multiple allocations into branch target buffer
15	X	X	X			PP24	NoFix	FLUSH#, INIT or Machine Check dropped due to floating-point exception
16	X	X	X			PP25	NoFix	Floating-point operations may clear Alignment Check bit
17	X	X	X			PP26	NoFix	CMPXCHG8B across page boundary may cause invalid opcode exception
18	X	X	X			PP27	NoFix	Single-step debug exception breaks out of HALT
19	X	X	X			PP28	NoFix	Branch trace message corruption
20	X	X	X			PP32	NoFix	EIP altered after specific FP operations followed by MOV Sreg. Reg
21	X	X	X	X	X	PP33	NoFix	WRMSR into illegal MSR does not generate GP fault
22	X	X	X			PP34	NoFix	Inconsistent data cache state from concurrent snoop and memory write
23	X	X	X	X	X	PP36	NoFix	Incorrect FIP after RESET
24	X						Fixed	Errors in least significant bit of an FMUL instruction result with specific operands
25	X	X	X	X	X	PP37	NoFix	Second assertion of FLUSH# not ignored
26	X	X	X			PP9	NoFix	SMIACT# premature assertion during replacement writeback cycle
27	X	X	X	X	X	PP38	NoFix	Segment limit violation by FPU operand may corrupt FPU state



NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	ERRATA (Cont'd.)
28	X	X	X	X	X	PP39	NoFix	FP exception inside SMM with pending NMI hangs system
29	X	X	X			PP40	NoFix	Current in Stop Clock state exceeds specification
30	X	X	X	X	X	PP43	NoFix	Data breakpoint deviations
31	X	X	X	X	X	PP44	NoFix	Event monitor counting discrepancies
32	X	X	X	X	X	PP45	NoFix	VERR type instructions causing page fault task switch with T bit set may corrupt CS:EIP
33	X	X	X		X	PP48	NoFix	Matched but disabled data breakpoint can be lost by STPCLK# assertion
34	X	X	X		X	PP49	NoFix	STPCLK# ignored in SMM when INIT or NMI pending
35	X	X	X	X	X	PP51	NoFix	A fault causing a page fault can cause an instruction to execute twice
36	X	X	X	X	X	PP53	NoFix	FBSTP stores BCD operand incorrectly if address wrap & FPU error both occur
37	X	X	X	X	X	PP54	NoFix	V86 interrupt routine at illegal privilege level can cause spurious pushes to stack
38	X	X	X	X	X	PP55	NoFix	Corrupted HLT flag can cause skipped or incorrect instruction, or CPU hang
39	X	X	X	X	X	PP56	NoFix	Benign exceptions can erroneously cause double fault
40	X	X	X	X	X	PP57	NoFix	Double fault counter may not increment correctly
41	X	X	X	X	X	PP59	NoFix	Short form of mov EAX/ AX/ AL may not pair
42	X	X	X	X	X	PP60	NoFix	Turning off paging may result in prefetch to random location
43	X	X	X		X	PP61	NoFix	STPCLK# or FLUSH# after STI
44	X	X	X		X	PP62	NoFix	REP string instruction not interruptable by STPCLK#
45	X	X	X	X	X	PP63	NoFix	Single step may not be reported on first instruction after FLUSH#
46	X	X	X	X	X	PP66	NoFix	STPCLK# on RSM to HLT causes non-standard behavior
47				X	X	PP15	NoFix	RUNBIST restrictions when run through boundary scan circuitry
48				X	X	PP46	NoFix	BUSCHK# interrupt has wrong priority
49					X	PP50	NoFix	STPCLK# pullup not engaged at RESET
50				X	X	PP52	NoFix	Machine check exception pending, then HLT, can cause skipped or incorrect instruction, or CPU hang

NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	ERRATA (Cont'd.)
51				X		PP64	NoFix	Double fault may generate illegal bus cycle
52				X	X	PP65	NoFix	TRST# not asynchronous
53				X			NoFix	I/O Buffer Leakage
54				X			NoFix	Break in Boundary Scan Chain
55				X	X		NoFix	Incorrect type field in CPUID
56	X	X	X	X	X	PP67	NoFix	Code cache dump may cause wrong IERR#
57	X	X	X	X	X	PP68	NoFix	Asserting TRST# pin or issuing JTAG instructions does not exit TAP Hi-Z state
58				X			Fix	CLK input capacitance exceeds specification
59	X	X	X	X	X	PP69	NoFix	ADS# may be delayed after HLDA deassertion
60	X	X	X	X	X	PP70	NoFix	Stack underflow in IRET gives #GP, not #SS
61				X	X	PP71	NoFix	Performance monitoring pins PM[1:0] may count the events incorrectly
62	X	X	X	X	X	PP79	NoFix	Erroneous Debug Exception on POPF/IRET instructions with a GP Fault
NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	SPECIFICATION CLARIFICATIONS
1	X	X	X				Doc	CACHE#, KEN# and BLAST# Behavior
2	X	X	X				Doc	Behavior of writeback support pins in writethrough mode
3	X	X	X				Doc	HITM# deassertion behavior
4	X	X	X	X	X	PP5	Doc	Only one SMI# can be latched during SMM
5	X	X	X	X	X	PP8	Doc	SMI# activation may cause a nested NMI handling
6	X	X	X	X	X	PP9	Doc	Code breakpoints set on meaningless prefixes not guaranteed to be recognized
7	X	X	X	X	X	PP10	Doc	Resume flag should be set by software
8	X	X	X	X	X	PP11	Doc	Data breakpoints on INS delayed one iteration

NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	SPECIFICATION CLARIFICATIONS (Cont'd.)
9	X	X	X	X	X	PP12	Doc	When L1 cache disabled, inquire cycles are blocked
10	X	X	X	X	X	PP14	Doc	For correct translations, the TLB should be flushed after the PSE bit in CR4 is set
11	X	X	X	X	X	PP16	Doc	Extra code break can occur on I/O or HLT instruction if SMI coincides
12	X	X	X	X	X	PP18	Doc	FYL2XP1 does not generate exceptions for X out of range
13	X	X	X	X	X	PP19	Doc	Enabling NMI inside SMM
NO.	B1	B2	c0	ta0	aC0	Refer to:	Plans	DOCUMENTATION CHANGES
1	X	X	X	X	X	PP1	Doc	JMP cannot do a nested task switch, Volume 3, page 13-12
2	X	X	X	X	X	PP3	Doc	Interrupt sampling window, Volume 3, page 23-39
3	X	X	X	X	X	PP4	Doc	FSETPM is like NOP, not like FNOP
4	X	X	X	X	X	PP5	Doc	Errors in 3 tables of special descriptor types

## SPECIFICATION CHANGES

The Specification Changes listed in this section apply to the Pentium OverDrive Processor datasheets. All Specification Changes will be incorporated into future versions of the appropriate document(s).

### 1. Clock Low Time ( $t_3$ ) Change

The AC timings for the Pentium OverDrive processor CLK low time have been changed to better meet the needs of the installed base of Intel486 processor-based systems. The change to the Pentium OverDrive processor CLK low time specification applies to the Pentium OverDrive processor only, and does not affect any other clock specifications, such as CLK High time or rise/fall specifications.

#### NEW SPECIFICATIONS

##### Pentium® OverDrive® Processor 25 MHz AC Characteristics

$V_{CC} = 5V \pm 5\%$ ;  $T_{A(IN)} = 10^\circ C$   $T_O + 55^\circ C$ ;  $C_L = 50PF$  unless otherwise specified

Symbol	Parameter	Min	Max	Unit
$t_3$	CLK Low Time	11		nS

##### Pentium® OverDrive® Processor 33 MHz AC Characteristics

$V_{CC} = 5V \pm 5\%$ ;  $T_{A(IN)} = 10^\circ C$   $T_O + 55^\circ C$ ;  $C_L = 50PF$  unless otherwise specified

Symbol	Parameter	Min	Max	Unit
$t_3$	CLK Low Time	8		nS

### 2. Removal of $V_{CC}$ Pin A4

To resolve compatibility concerns with a limited number of incorrectly designed motherboards, pin A4 ( $V_{CC}$ ) will be removed from the Pentium OverDrive processors and will no longer be present on the package. The removal of this  $V_{CC}$  pin will not adversely affect the operation of the processor due to the large number of  $V_{SS}$  and  $V_{CC}$  pins remaining in the outer row.

### 3. Minimum Operating Temperature

The specification for the minimum operating temperature of the Pentium OverDrive processors has been changed. All other temperature specifications, such as the absolute maximum ratings, remained unchanged. The new temperature specification is detailed in the table below:

$T_{A(IN)}$ Old Specification ( $^\circ C$ )	$T_{A(IN)}$ New Specification ( $^\circ C$ )
0 to +55	10 to +55

**4. Refer to Summary Table of Changes**

**5. Maximum I<sub>CC</sub> Values**

The maximum current requirements originally estimated for the Pentium Over Drive processors were found to be slightly lower than the actual values. The new values are listed in the table below.

Old max	New max	Notes
1.9 A	2.2 A	at 63/25 MHz
2.6 A	2.8 A	at 83/33 MHz

## ERRATA

### **1 - 5. Refer to Summary Table of Changes**

#### **6. BIST Disabled**

**PROBLEM:** The current production stepping of the Pentium OverDrive processor has disabled the Built-In Self Test (BIST) functionality.

**IMPLICATION:** If BIST is performed (AHOLD high at the falling edge of RESET), the processor will not actually perform the BIST, but will return a value of 'zero' in the EAX register to indicate that all tests have passed.

**WORKAROUND:** None required.

**STATUS:** This erratum has been fixed in the C-0 stepping.

#### **7. Maximum I<sub>CC</sub> Usage (Refer to Spec. Change 5.)**

### **8 - 12. Refer to Summary Table of Changes**

#### **13. CLK Required for UP# to be Driven**

**PROBLEM:** The Upgrade Present (UP#) output pin is intended to be driven low after power-up to indicate that an upgrade processor is present in the system. The UP# pin on the Pentium OverDrive processor requires that the CLK input toggle while the system is starting to insure that RESET reaches the UP# circuitry. If CLK does not toggle, UP# may or may not be driven low, depending on the initial state of the UP# circuitry.

**IMPLICATION:** If an Intel486 processor system is dependent on having UP# driven low before driving the CLK input on the Pentium OverDrive processor, it may never boot since CLK may never be driven to the processor if UP# remains high. This is generally only a potential issue in systems with two processor sites, such as those with a surface-mount Intel486 processor and a PGA upgrade processor site.

**WORKAROUND:** Most two site systems have the ability to disable the processor in the surface-mount location so that a different Intel486 (non-upgrade) processor may be used in the PGA socket location. If the system has a jumper or switch that is documented to specifically disable the surface mount processor (or the original processor in a two socket system), use it to disable the second processor and thereby route the CLK signal to the upgrade PGA socket location.

**STATUS:** This erratum has been fixed in the C-0 stepping.

#### **14. Multiple Allocations Into Branch Target Buffer**

**PROBLEM:** Please refer to Part II of this document. This errata entry for the Pentium OverDrive processor has been added for clarification of the issue as it applies to this processor specifically.

**IMPLICATION:** Please refer to Erratum 18 of Part II of this document.

**WORKAROUND:** Please refer to Erratum 18 of Part II of this document.

**STATUS:** This erratum has been fixed in the C-0 stepping. Although this erratum has been recreated in proprietary Intel test systems, it has not been observed on a Pentium OverDrive processor in an actual personal computer system.

## **15 - 23. Refer to Summary Table of Changes**

### **24. Errors in Least Significant Bit of an FMUL Instruction Result With Specific Operands**

**PROBLEM:** The result of multiplying two operands, one of which is typically close to infinity or close to the smallest representable normal number, may be incorrect in the Least Significant Bit (LSB) and may result in flags that are incorrectly set. This problem is limited to a small percentage of the first production units of the 63MHz Pentium OverDrive processor (specification number SZ953, Ver#: 1.0).

All precisions: single, double and extended are affected. All rounding modes: nearest, up, down and chop are affected. Only specific operand pairs result in errors.

**IMPLICATION:** Only a fraction of the Pentium OverDrive processors may produce errors in the least significant bit of the result when using the FMUL instruction with one of these specific input operands. Any of the exception flag bits in the FPU status word may also be incorrect.

**WORKAROUND:** None identified. Intel includes software with the Pentium OverDrive processor that can detect this erratum. Please see the following Status paragraph.

**STATUS:** The Pentium OverDrive processors currently in production are free from this defect. Only a fraction of the first production units at 63-MHz marked SZ953 may exhibit the defect. Owners of Pentium OverDrive processors should run the diagnostics on the disk supplied with the Pentium OverDrive processor. The diagnostic program tests the processor and will notify the user of pass/fail information. Should the processor fail, the diagnostic program will report that "The Floating Point Conformance Test has Failed" and will wait for a keystroke before continuing. Owners of the Pentium OverDrive processor should contact the Intel support line if there are any questions.

### **25. Second Assertion of FLUSH# Not Ignored**

**PROBLEM:** Please refer to Part II of this document. This errata entry for the Pentium OverDrive processors has been added for clarification of the issue as it applies to these OverDrive processors specifically.

**IMPLICATION:** This erratum applies to the Pentium OverDrive processor in Enhanced (WB) bus mode only. Standard bus mode (WT) is not affected. Please refer to Part II of this document for more information.

**WORKAROUND:** Please refer to Part II of this document

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.

## ***26 - 28. Refer to Summary Table of Changes***

### ***29. Current in Stop Clock State Exceeds Specification***

**PROBLEM:** Please refer to Part II of this document. This errata entry for the Pentium OverDrive processors has been added for clarification of the issue as it applies to these OverDrive processors specifically.

**IMPLICATION:** Please refer to Part II of this document for more information.

**WORKAROUND:** None Identified. The workaround as stated in Part II of this document is not valid for the Pentium OverDrive processor since the boundary scan pins are not available on production units.

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.

## ***30-38. Refer to Summary Table of Changes***

### ***39. Benign Exceptions Can Erroneously Cause Double Fault***

**PROBLEM:** Please refer to Part II of this document. This errata entry for the Pentium OverDrive processors has been added for clarification of the issue as it applies to these OverDrive processors specifically.

**IMPLICATION:** This erratum applies to the Pentium OverDrive processor in Case 1 only. Case 2 "A machine check exception (INT 18) is generated" does not apply. Please refer to Part II of this document for more information.

**WORKAROUND:** Please refer to Part II of this document

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.

## ***40-42. Refer to Summary Table of Changes***

### ***43. STPCLK# or FLUSH# After STI***

**PROBLEM:** Please refer to Part II of this document. This errata entry for the 63 and 83-MHz Pentium OverDrive processors has been added for clarification of the issue as it applies to these OverDrive processors specifically.

**IMPLICATION:** In the case of "FLUSH# After STI", this erratum applies to the Pentium OverDrive processor in Enhanced (WB) bus mode only. Standard bus mode (WT) is not affected. Please refer to Part II of this document for more information.

**WORKAROUND:** Please refer to Part II of this document.

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.



#### **44. Refer to Summary Table of Changes**

#### **45. Single Step May Not be Reported on First Instruction After FLUSH#**

**PROBLEM:** Please refer to Part II of this document. This errata entry for the 63 and 83-MHz Pentium OverDrive processors has been added for clarification of the issue as it applies to these OverDrive processors specifically.

**IMPLICATION:** This erratum applies to the Pentium OverDrive processor in Enhanced (WB) bus mode only. Standard bus mode (WT) is not affected. Please refer to Part II of this document for more information.

**WORKAROUND:** Please refer to Part II of this document.

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.

#### **46-52. Refer to Summary Table of Changes**

#### **53. I/O Buffer Leakage**

**PROBLEM:** When an I/O pin is driven high by the Pentium OverDrive processor and then tri-stated, the output is still weakly driven high until the line is driven low by either the processor or another source.

**IMPLICATION:** If a weak pull-down (greater than 1k  $\Omega$ ) is used on a signal line and the value of the line is expected at a given time after being tri-stated by the processor, the incorrect value can be read.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### **54. Break in Boundary Scan Chain**

**PROBLEM:** The boundary scan problem can most easily be described as a broken link in the boundary scan chain. The effects of this broken link on the output testing are minimal, since the majority of the chain is before the break. This part of the chain can still be filled, and the data sent to the output pins. However, any pins after the break will not be able to send out the correct output data. The effects of this broken link on input testing are more drastic. Only the last four cells worth of data can be collected at the boundary scan output. With respect to operating with other devices, the boundary scan chain will not be able to shift data through the processor to other devices.

**IMPLICATION:** This problem only affects operation of the component while in boundary scan mode.

**WORKAROUND:** The bypass mode for the processor does still work, so other devices in the boundary scan chain can be accessed using this method.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## 55. *Incorrect Type Field in CPUID*

**PROBLEM:** Execution of the CPUID with a '1' in the EAX register does not return a value of '01' (OverDrive Processor installed) in the type field (Bits 13.12). Instead it returns a '00' (Primary Processor) in the type field.

**IMPLICATION:** BIOS or application software that relies on the type field to be '01' when an OverDrive processor is installed, may function improperly.

**WORKAROUND:** BIOS or application software should be written to function properly when '00' is returned in the type field and an OverDrive processor is present in the system.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section

## 56. *Refer to Summary Table of Changes*

## 57. *Asserting TRST# Pin or Issuing JTAG Instructions Does not Exit TAP Hi-Z State*

**PROBLEM:** Please refer to Part II of this document. This errata entry for the Pentium OverDrive processor has been added for clarification of the issue as it applies to the 63- and 83-MHz Pentium OverDrive processors for Intel486 processor-based systems specifically.

**IMPLICATION:** This erratum applies to the 63- and 83-MHz Pentium OverDrive processors only when issuing JTAG instructions. The 63- and 83-MHz Pentium OverDrive processors do not have a TRST# pin. Please refer to Part II of this document for more information.

**WORKAROUND:** Please refer to Part II of this document.

**STATUS:** For the steppings affected, please see the Summary of Changes table at the beginning of this section.

## 58. *CLK Input Capacitance Exceeds Specification*

**PROBLEM:** The input capacitance on the CLK pin is higher than the specification due to the ceramic package design. The specification for the 120/133-MHz Pentium OverDrive processor's input capacitance is 8pF whereas the measured value on the clock pin is 13pF. This added capacitance may cause excessive ringback on the CLK signal.

**IMPLICATION:** If the CLK signal going to the processor is also used as an input to another device, the ringback can cause the other device to detect an incorrect rising edge on CLK. This can cause the system to not boot or to hang. Only a small percentage of systems appear to be affected by the higher capacitance.

The only confirmed issue is related to some boards with an Intel 82430LX chipset. The 82434LX PCMC's HCLKA output is used to drive the clock to the processor. This clock signal may also be used as a feedback to the chipset to minimize the clock skew between the CPU and PCMC. The capacitance difference will create a reflection on the clock signal that, if sufficient in amplitude, will cause the PCMC to detect a false clock edge and the bus state machines to get out of synchronization causing the system to lock up. This condition is dependent upon not only the capacitance difference but also the physical board design and voltage threshold of the chipset.

**WORKAROUND:** If an end user experiences any problems, they should remove the Pentium OverDrive processor and install the original 60/66-MHz Pentium processor. The end user should then contact the Intel Customer Support Hotline listed on the OverDrive processor retail box for assistance.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section

***59-62. Refer to Summary Table of Changes***

## SPECIFICATION CLARIFICATIONS

### 1. **CACHE#, KEN# and BLAST# Behavior**

If CACHE# is driven LOW during a read cycle, this implies that the processor intends to perform a linefill; however, this does not imply that BLAST# will be driven HIGH. As with the IntelDX2™ processor, KEN# controls the cacheability of data and can be used to refuse the linefill. If the processor requires only one transfer to get the required data, BLAST# will be driven LOW if KEN# is sampled HIGH.

### 2. **Behavior of Writeback Support Pins in Writethrough Mode**

Three new output pins are used to support the internal writeback cache of the Pentium OverDrive processor. These pins are HIT#, HITM# and CACHE#. The writeback mode of the processor can be enabled by driving the WB/WT# pin to the appropriate state during the falling edge of RESET. The clarification is as follows:

The three internal writeback support pins will be driven at all times regardless of the processor cache mode (enhanced (writeback) or standard (writethrough)). This implies that the HIT# and HITM# pins will always be driven HIGH in writethrough mode since there can be no writeback cycles. It also implies that in writethrough mode, the CACHE# pin will be toggled normally for reads and will be driven HIGH for all write cycles.

### 3. **HITM# Deassertion Behavior**

The HITM# pin is driven LOW in response to an external snoop that hits a modified line in the cache. It remains low until an appropriate action occurs (usually a writeback cycle) to maintain consistency with main memory. The clarification deals with the deassertion of HITM#.

Previously available documentation stated that HITM# will be driven inactive "after the last RDY#/BRDY# of the writeback cycle" and is "guaranteed to be deasserted before the next ADS#." This means that HITM# can be deasserted anytime between these two points, and hardware should not assume that HITM# is deasserted on any specific CLK. It also implies that the system design should not depend on the Pentium OverDrive processor to deassert HITM# in the same clock the writeback Enhanced IntelDX2 processor.

### 4 - 13. **Refer to Summary Table of Changes**

## DOCUMENTATION CHANGES

The Documentation Changes listed in this section apply to the Pentium OverDrive processor datasheets. All Documentation Changes will be incorporated into the appropriate documentation.

**1 - 4.**            ***Refer to Summary Table of Changes***



# **Appendix A**

## **Pentium® Processor Related Technical Collateral**





## PUBLIC DOCUMENTATION

(Available from Intel Literature Center at 1-800-548-4725)

Document Title	Order #
Pentium® Processor Family Developer's Manual (1997)	241428
Intel Architecture Software Developer's Manual Volume 1: Basic Architecture	243190
Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference	243191
Pentium Processor Datasheet (75 MHz, 90 MHz, 100 MHz, 120 MHz, 133 MHz, 150 MHz, 166 MHz and 200 MHz)	241997
Pentium Processor Specification Update	242480
MultiProcessor Specification	242016
Pentium Processor Family Product Briefs	241561
Pentium Processor Performance Brief	241557
Pentium Processor Technical Overview	241610
Intel MMX™ Technology Overview	243081
Intel Architecture MMX™ Technology Programmer's Reference Manual	243007
Intel Architecture MMX™ Technology Developer's Manual	243006
Intel MMX™ Technology at a Glance	243100
Pentium Processor 60 and 66 MHz Specification Update	243326
AP-579 Pentium Processor Flexible Motherboard Design Guidelines	243187
AP-479: Pentium Processor Clock Design	241574
AP-480: Pentium Processor Thermal Design Guidelines	241575
AP-485: Intel Processor Identification with the CPUID Instruction	241618
AP-500: Optimizations for Intel's 32-Bit Processors	241799
AP-577: An Introduction to PPGA Packaging	243103
AP-522: Implementation Guidelines for 3.3V Pentium Processors with VRE Specifications	242687
AP-578: Software and Hardware Considerations in Handling FPU Exceptions	242415
Pentium Processor 3.3V Clock Driver Specifications	Contact your local Intel/Disti Sales Office
Pentium Processor 3.3V ASIC Interface Specification	Contact your local Intel/Disti Sales Office

Document Title	Order #
Pentium Processor 3.3V Pipeline BSRAM Specification	Contact your local Intel/Disti Sales Office
Pentium Processor with MMX™ Technology Datasheet	243185
Pentium Processor with Voltage Reduction Technology Datasheet	242557
Mobile Pentium Processor with MMX™ Technology	243292
Pentium Processor at iCOMP® Index 815\100 MHz, Pentium Processor at iCOMP Index 735\90 MHz, Pentium Processor at iCOMP Index 610\75 MHz with Voltage Reduction Technology Data Sheet	242973