


intel

8086/8088/8087/80186/80188  
PROGRAMMER'S  
POCKET REFERENCE  
GUIDE



intel

3065 Bowers Avenue, Santa Clara, California 95051  
(408) 987-8080

Printed in U.S.A./E4008/10K/484/BL MK  
Microprocessors

© Intel Corporation, 1980, 1982

Order Number: 231017-001

Reprinted with permission from Intel Corporation,  
May, 1985. All rights reserved.  
Part No. 999-999-845

NOTES:

8086/8088/8087/80186/80188  
PROGRAMMER'S  
POCKET REFERENCE  
GUIDE


## CONTENTS

## NOTES:


	<b>PAGE</b>
8086 Register Model .....	1
Operand Summary .....	2
Second Instruction Byte Summary .....	2
Operand Address (EA) Timing (Clocks) .....	2
Memory Segmentation Model .....	3
8086/8088 Instructions .....	4
186/188 Instructions .....	36
Processor Reset Register Initialization .....	41
MCS-86 Reserved Locations .....	41
iAPX 86/88/186/188 Instruction Set Matrix .....	43
Clocks for MOD186 Operation .....	45
Appendix .....	50
8087 Expanded Register Model .....	50
8087 Data Types & Storage Formats .....	52
8087 Instruction Set Encoding & Decoding .....	56
8087 Instruction Set .....	60

NOTES:

### 8086 Register Model



Instructions that reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:



X = Don't Care

### Flags

- AF: AUXILIARY CARRY — BCD
- CF: CARRY FLAG
- DF: DIRECTION FLAG (STRINGS)
- IF: INTERRUPT ENABLE FLAG
- OF: OVERFLOW FLAG (CF SF)
- PF: PARITY FLAG
- SF: SIGN FLAG
- TF: TRAP (SINGLE STEP FLAG)
- ZF: ZERO FLAG

## Operand Summary

NOTES:

"reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

## Second Instruction Byte Summary

mod xxx r/m

mod	Displacement
00	DISP = 0*, disp-low and disp-high are absent
01	DISP = disp-low sign-extended to 16-bits, disp-high is absent
10	DISP = disp-high: disp-low
11	r/m is treated as a "reg" field

r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP*
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

## Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES.

Immed Offset = 6

Base (BX, BP, SI, DI) = 5

Base + DISP = 9

Base + Index (BP + DI, BX + SI) = 7


Base + Index (BP + SI, BX + DI) = 8

Base + Index (BP + DI, BX + SI) + DISP = 11

Base + Index (BP + SI, BX + DI) + DISP = 12

NOTES:

**Memory Segmentation Model**



**Segment Override Prefix**

0 0 1 reg 1 1 0

Timing: 2 clocks

**Use of Segment Override**

Operand Register	Default	With Override Prefix
IP (code address)	CS	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or CS
SI or DI (not incl. strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

## 8086/8088 Instructions

### Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

Opcode	m/op/r/m				Data	
--------	----------	--	--	--	------	--

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction. The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each format box.
- m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit register or memory (r/m) field.
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.

### FYL2X = Compute $Y \cdot \log_2 X$

WAIT	op1	op2
------	-----	-----

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 F1	CD 19 F1	950 900-1100	$T_1 \leftarrow ST(1) \cdot \log_2 (ST)$ pop stack $ST \leftarrow T_1$

### FYL2XP1 = Compute $Y \cdot \log_2 (X + 1)$

WAIT	op1	op2
------	-----	-----

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 F9	CD 19 F9	850 700-1000	$T_1 \leftarrow ST + 1$ $T_2 \leftarrow ST(1) \cdot \log_2 T_1$ pop stack $ST \leftarrow T_2$



### FXAM = Examine Stack Top

WAIT	op1	op2
------	-----	-----

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 E5	CD 19 E5	17 12-23	set condition code

### FXCH = Exchange Registers

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 C8	CD 19 C8	12 10-15	$T_1 \leftrightarrow ST(1)$ $ST(1) \leftrightarrow ST$ $ST \leftrightarrow T_1$
9B D9 C8+i	CD 19 C8+i	12 10-15	$T_1 \leftrightarrow ST(i)$ $ST(i) \leftrightarrow ST$ $ST \leftrightarrow T_1$

### FXTRACT = Extract Exponent and Significand

WAIT	op1	op2
------	-----	-----

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 F4	CD 19 F4	50 27-55	$T_1 \leftrightarrow$ exponent (ST) $T_2 \leftrightarrow$ significand (ST) $ST \leftrightarrow T_1$ push stack $ST \leftrightarrow T_2$

### AAA = ASCII Adjust for Addition

Opcode
--------

Opcode	Clocks	Operation
37	4	adjust AL, flags, AH

### AAD = ASCII Adjust for Division

Long—Opcode
-------------

Opcode	Clocks	Operation
D5,0A	60	Adjust AL, AH prior to division

### AAM = ASCII Adjust for Multiplication

Long—Opcode
-------------

Opcode	Clocks	Operation
D4,0A	83	Adjust AL, AH after multiplication

### AAS = ASCII Adjust for Subtraction

Opcode
--------

Opcode	Clocks	Operation
3F	4	adjust AL, flags, AH

### ADC = Integer Add with Carry

Memory/Reg + Reg

Opcode	mod reg r/m		
--------	-------------	--	--

	Opcode	Clocks	Operation
<b>Byte</b>	12	3	Reg8 ← CF + Reg 8 + Reg8
	12	9+EA	Reg8 ← CF + Reg8 + Mem8
	10	16+EA	Mem8 ← CF + Mem8 + Reg8
<b>Word</b>	13	3	Reg16 ← CF + Reg16 + Reg16
	13	9+EA	Reg16 ← CF + Reg16 + Mem16
	11	16+EA	Mem16 ← CF + Mem16 + Reg16

Immed to AX/AL

Opcode	Data	
--------	------	--

	Opcode	Clocks	Operation
<b>Byte</b>	14	4	AL ← CF + AL + Immed8
<b>Word</b>	15	4	AX ← CF + AX + Immed16

Immed to Memory/Reg

Opcode	mod 010 r/m			Data
--------	-------------	--	--	------

	Opcode	Clocks	Operation
<b>Byte</b>	80	4	Reg8 ← CF + Reg8 + Immed8
	80	17+EA	Mem8 ← CF + Mem8 + Immed8
<b>Word</b>	81	4	Reg16 ← CF + Reg16 + Immed16
	81	17+EA	Mem16 ← CF + Mem16 + Immed16
	83	4	Reg16 ← CF + Reg16 + Immed8
83	17+EA	Mem16 ← CF + Mem16 + Immed8	

### FSUBRP = Subtract Real Reversed and Pop

WAIT	op1	op2 + i
------	-----	---------

		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B DE E1	CD 1E E1	90 75-105	ST(1) ← ST — ST(1) pop stack	
9B DE E0+i	CD 1E E0+i	90 75-105	ST(i) ← ST — ST(i) pop stack	

### FTST = Test Stack Top Against + 0.0

WAIT	op1	op2
------	-----	-----

		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B D9 E4	CD 19 E4	42 38-48	ST ← ST — 0.0	

### FWAIT = (CPU) Wait While 8087 Is Busy

WAIT
------

		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B	90	3+5n 3+5n	8086 wait instruction	

### FSUBP = Subtract Real and Pop

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DE E9	CD 1E E9	90 75-105	ST(1) ← ST(1) — ST pop stack
9B DE E8 + i	CD 1E E8 + i	90 75-105	ST(i) ← ST(i) — ST pop stack

### FSUBR = Subtract Real Reversed

Stack top and Stack element

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D8 E8 + i	CD D8 E8 + i	87 70-100	ST ← ST(i) — ST
9B DC E0 + i	CD 1C E0 + i	87 70-100	ST(i) ← ST — ST(i)

Stack top and memory operand

WAIT	op1	mod 101 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D8 m5rm	CD 18 m5rm	105 + EA (90-120) + EA	ST ← mem-op — ST (short-real)
9B DC m5rm	CD 1C m5rm	110 + EA (95-125) + EA	ST ← mem-op — ST (long-real)

### ADD = Integer Addition

Memory/Reg + Reg

Opcode	mod reg r/m			
--------	-------------	--	--	--

	Opcode	Clocks	Operation
Byte	02	3	Reg8 ← Reg8 + Reg8
	02	9 + EA	Reg8 ← Reg8 + Mem8
	00	16 + EA	Mem8 ← Mem8 + Reg8
Word	03	3	Reg16 ← Reg16 + Reg16
	03	9 + EA	Reg16 ← Reg16 + Mem16
	01	16 + EA	Mem16 ← Mem16 + Reg16

Immed to AX/AL

Opcode	Data		
--------	------	--	--

Opcode	Clocks	Operation
04	4	AL ← AL + Immed8
05	4	AX ← AX + Immed16

Immed to Memory/Reg

Opcode	mod 000 r/m			Data
--------	-------------	--	--	------

	Opcode	Clocks	Operation
Byte	80	4	Reg8 ← Reg8 + Immed8
	80	17 + EA	Mem8 ← Mem8 + Immed8
Word	81	4	Reg16 ← Reg16 + Immed16
	81	17 + EA	Mem16 ← Mem16 + Immed16
	83	4	Reg16 ← Reg16 + Immed8
	83	17 + EA	Mem16 ← Mem16 + Immed8

## AND = Logical AND

Memory/Reg with Reg

Opcode	mod reg r/m			
--------	-------------	--	--	--

	Opcode	Clocks	Operation
Byte	22	3	Reg8 ← Reg8 AND Reg8
	22	9+EA	Reg8 ← Reg8 AND Mem8
	20	16+EA	Mem8 ← Mem8 AND Reg8
Word	23	3	Reg16 ← Reg16 AND Reg16
	23	9+EA	Reg16 ← Reg16 AND Mem16
	21	16+EA	Mem16 ← Mem16 AND Reg16

Immed to AX/AL

Opcode	Data		
--------	------	--	--

	Opcode	Clocks	Operation
Byte	24	4	AL ← AL AND Immed8
Word	25	4	AX ← AX AND Immed16

Immed to Memory/Reg

Opcode	mod 100 r/m			Data
--------	-------------	--	--	------

	Opcode	Clocks	Operation
Byte	80	4	Reg8 ← Reg8 AND Immed8
	80	17+EA	Mem8 ← Mem8 AND Immed8
Word	81	4	Reg16 ← Reg16 AND Immed16
	81	17+EA	Mem16 ← Mem16 AND Immed16

## FSTSW = Store Status Word FNSTSW

WAIT	op1	mod 111 r/m	addr1	addr2
------	-----	-------------	-------	-------

	8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DD m7rm	CD 1D m7rm		15+EA (12-18)+EA	mem-op ← 8087 status word
90 DD m7rm	CD 1D m7rm		15+EA (12-18)+EA	mem-op ← 8087 status word (no wait)

## FSUB = Subtract Real

Stack top and Stack element

WAIT	op1	op2 + i
------	-----	---------

	8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D8 E0+i	CD 18 E0+i		85 70-100	ST ← ST — ST(i)
9B DC E8+i	CD 1C E8+i		85 70-100	ST(i) ← ST(i) — ST

Stack top and memory operand

WAIT	op1	mod 100 r/m	addr1	addr2
------	-----	-------------	-------	-------

	8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D8 m4rm	CD 18 m4rm		105+EA (90-120)+EA	ST ← ST — mem-op (short-real)
9B DC m4rm	CD 1C m4rm		110+EA (95-125)+EA	ST ← ST — mem-op (long-real)

## FSTP = Store Real and Pop

Stack top to Stack element

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DD D8+i	CD 1D D8+i	20 17-24	ST(i) ← ST pop stack

Stack top to memory operand

WAIT	op1	mod 011 r/m	addr1	addr2
------	-----	-------------	-------	-------

Long Real or Short Real

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 m3rm	CD 19 m3rm	89 + EA (86-92) + EA	mem-op ← ST pop stack (short-real)
9B DD m3rm	CD 1B m3rm	102 + EA (98-106) + EA	mem-op ← ST pop stack (long-real)

Temp Real

WAIT	op1	mod 111 r/m	disp-lo	disp-hi
------	-----	-------------	---------	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DB m7rm	CD 1D m7rm	55 + EA (52-58) + EA	mem-op ← ST pop stack (temp-real)

## CALL = Call

Within segment or group, IP relative

Opcode	DispL	DispH
--------	-------	-------

Opcode	Clocks	Operation
E8	19	IP ← IP + Disp16 — (SP) ← return link

Within segment or group, Indirect

Opcode	mod 010 r/m			
--------	-------------	--	--	--

Opcode	Clocks	Operation
FF	16	IP ← Reg16 — (SP) ← return link
FF	21 + EA	IP ← Mem16 — (SP) ← return link
FF	21 + EA	IP ← Mem16 — (SP) ← return link

Inter-segment or group, Direct

Opcode	offset	offset	segbase	segbase	segbase
--------	--------	--------	---------	---------	---------

Opcode	Clocks	Operation
9A	28	CS ← segbase IP ← offset

Inter-segment or group, Indirect

Opcode	mod 011 r/m			
--------	-------------	--	--	--

Opcode	Clocks	Operation
FF	37 + EA	CS ← segbase IP ← offset

**CBW = Convert Byte to Word**

Opcode

Opcode	Clocks	Operation
98	2	convert byte in AL to word in AX

**CLC = Clear Carry Flag**

Opcode

Opcode	Clocks	Operation
F8	2	clear the carry flag

**CLD = Clear Direction Flag**

Opcode

Opcode	Clocks	Operation
FC	2	clear direction flag

**CLI = Clear Interrupt Enable Flag**

Opcode	Clocks	Operation
FA	2	clear interrupt flag

**CMC = Complement Carry Flag**

Opcode

Opcode	Clocks	Operation
F5	2	complement carry flag


**FSTENV  
FNSTENV = Store Environment**

WAIT	op1	mod 110 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Emulator Encoding	Execution Clocks	Typical Range	Operation
9B D9 m6rm	CD 19 m6rm		45+EA (40-50)+EA	mem-op ← 8087 environment
90 D9 r6rm	CD 19 m6rm		45+EA (40-50)+EA	mem-op ← 8087 environment (no wait)


### FST = Store Real

Stack top to Stack element




8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DD D0+i	CD 1D D0+i	18 15-22	ST(i) ← ST

Stack top to memory operand



8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 m2rm	CD 19 m2rm	87 + EA (84-90) + EA	mem-op ← ST (short-real)
9B DD m2rm	CD 1D m2rm	100 + EA (96-104) + EA	mem-op ← ST (long-real)


### FSTCW = Store Control Word FNSTCW



8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B D9 m7rm	CD 19 m7rm	15 + EA (12-18) + EA	mem-op ← processor control word
90 D9 m7rm	CD 19 m7rm	15 + EA (12-18) + EA	mem-op ← processor control word (no wait)


### CMP = Compare Two Operands

Memory/Reg with Reg




	Opcode	Clocks	Operation
Byte	38	3	flags ← Reg8 - Reg8
	38	9 + EA	flags ← Reg8 - Mem8
	3A	9 + EA	flags ← Mem8 - Reg8
Word	39	3	flags ← Reg16 - Reg16
	39	9 + EA	flags ← Reg16 - Mem16
	3B	9 + EA	flags ← Mem16 - Reg16

Immed to AX/AL




	Opcode	Clocks	Operation
Byte	3C	4	flags AL - Immed8
Word	3D	4	flags AX - Immed16

Immed to Memory/Reg



	Opcode	Clocks	Operation
Byte	80	4	flags ← Reg8 - Immed8
	80	10 + EA	flags ← Mem8 - Immed8
Word	81	4	flags ← Reg16 - Immed16
	81	10 + EA	flags ← Mem16 - Immed16
	83	4	flags ← Reg16 - Immed8
	83	10 + EA	flags ← Mem16 - Immed8

### CWD = Convert Word to Doubleword



Opcode	Clocks	Operation
99	5	convert word in AX to doubleword in DX:AX

**DAA = Decimal Adjust for Addition**

Opcode

Opcode	Clocks	Operation
27	4	adjust AL, flags, AH

**DAS = Decimal Adjust for Subtraction**

Opcode

Opcode	Clocks	Operation
2F	4	adjust AL, flags, AH

**DEC = Decrement by 1**

Word Register

Opcode + reg

Opcode	Clocks	Operation
48+reg	2	Reg16 → Reg16 - 1

Memory/Byte Register

Opcode mod 001 r/m

	Opcode	Clocks	Operation
<b>Byte</b>	FE	3	Reg8 → Reg8 - 1
	FE	15 + EA	Mem8 → Mem8 - 1
<b>Word</b>	FF	15 + EA	Mem16 → Mem16 - 1

**FSCALE = Scale**

WAIT op1 op2

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 FD	35 32-38	ST → ST * 2 <sup>scale</sup>

**FSQRT = Square Root**

WAIT op1 op2

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 FA	183 180-186	ST → √ ST



### FRNDINT = Round to Integer

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 FC	45	16-50	ST ← nearest integer (ST)

### FRSTOR = Restore Saved State

WAIT	op1	mod 100 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks	Typical Range	Operation
9B DD m4rm		202 + EA (197-207) + EA	8087 state ← mem-op

### FSAVE = Save State

WAIT	op1	mod 110 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks	Typical Range	Operation
9B DD m6rm		202 + EA (197-207) + EA	mem-op → 8087 state
90 DD m6rm		202 + EA (197-207) + EA	mem-op → 8087 state (no wait)

### DIV = Unsigned Division

Memory/Reg with AX or DX:AX

Opcode	mod 110 r/m		
--------	-------------	--	--

	Opcode	Clocks	Operation
Byte	F6	80-90	AH,AL → AX / Reg8
	F6	(86-96) + EA	AH,AL → AX / Mem8
Word	F7	144-162	DX,AX → DX:AX / Reg16
	F7	(150-168) + EA	DX,AX → DX:AX / Mem16

### ESC = Escape

Opcode + i	mod xxx r/m		
------------	-------------	--	--

Opcode	Clocks	Operation
D8 + i	8 + EA	data bus → (EA)
D8 + i	2	data bus → (EA)

### HLT = Halt

Opcode
--------

Opcode	Clocks	Operation
F4	2	halt operation

### IDIV = Signed Division


Memory/Reg with AX or DX:AX

Opcode	mod 111 r/m		
--------	-------------	--	--

	Opcode	Clocks	Operation
Byte	F6	101-112	AH,AL → AX / Reg8
	F6	(107-118) + EA	AH,AL → AX / Mem8
Word	F7	165-184	DX,AX → DX:AX / Reg16
	F7	(171-190) + EA	DX,AX → DX:AX / Mem16

### IMUL = Signed Multiplication

Memory/Reg with AL or AX



	Opcode	Clocks	Operation
Byte	F6	80-98	AX ← AL*Reg8
	F6	(86-104)+EA	AX ← AL*Mem8
Word	F7	128-154	DX:AX ← AX*Reg16
	F7	(134-160)+EA	DX:AX ← AX*Mem16


### IN = Input Byte, Word

Fixed port




	Opcode	Clocks	Operation
Byte	E4	10	AL ← Port8
	E5	10	AX ← Port8

Variable port




	Opcode	Clocks	Operation
Word	EC	8	AL ← Port16(in DX)
	ED	8	AX ← Port16(in DX)

### FNOP = No Operation




8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 D0		13 10-16	ST ← ST

### FPATAN = Partial Arctangent




8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 F3		650 250-800	T <sub>1</sub> ← arctan (ST(1)/ST) pop stack ST ← T <sub>1</sub>

### FPREM = Partial Remainder



8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 F8		125 15-190	ST ← REPEAT (ST — ST(1))


### FPTAN = Partial Tangent



8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 F2		450 30-540	Y/X ← TAN (ST) ST ← Y push stack ST ← X

### FMUL = Multiply Real

Stack top and Stack element




8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 C8+i	138 130-145	ST ← ST * ST(i)
9B DC C8+i	138 130-145	ST(i) ← ST(i) — ST

Stack top and memory operand



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m1rm	118+EA (110-125)+EA	ST ← ST * mem-op (short real)
9B DC m1rm	161+EA (154-168)+EA	ST ← ST * mem-op (long real)


### FMULP = Multiply Real and Pop



8087 Encoding	Execution Clocks Typical Range	Operation
9B DE C9 +i	142 134-148	ST(i) ← ST(i) * ST pop stack


### INC = Increment by 1

Word Register




Opcode	Clocks	Operation
40+reg	2	Reg16 ← Reg16 + 1

Memory/Byte Register




	Opcode	Clocks	Operation
Byte	FE	3	Reg8 ← Reg8 + 1
	FE	15+EA	Mem8 ← Mem8 + 1
Word	FF	15+EA	Mem16 ← Mem16 + 1

### INT INTO = Interrupt



Opcode	Clocks	Operation
CC	52	Interrupt 3
CD	51	Interrupt 'type'
CE	53 or 4	Interrupt4 if FLAGS.OF=1, else NOP

### IRET = Return from Interrupt



Opcode	Clocks	Operation
CF	24	Return from interrupt

### Jcond = Jump on Condition

#### Operation

if condition is true then do;  
 sign-extend displacement to 16 bits;  
 IP ← IP + sign-extended displacement;  
 end if;

#### Format

Opcode	Disp
--------	------

Opcode	Clocks	Operation	cond =
77	16 or 4	jump if above	JA
73	16 or 4	jump if above or equal	JAE
72	16 or 4	jump if below	JB
76	16 or 4	jump if below or equal	JBE
72	16 or 4	jump if carry set	JC
74	16 or 4	jump if equal	JE
7F	16 or 4	jump if greater	JG
7D	16 or 4	jump if greater or equal	JGE
7C	16 or 4	jump if less	JL
7E	16 or 4	jump if less or equal	JLE
76	16 or 4	jump if not above	JNA
72	16 or 4	jump if neither above nor equal	JNAE
73	16 or 4	jump if not below	JNB
77	16 or 4	jump if neither below nor equal	JNBE
73	16 or 4	jump if no carry	JNC
75	16 or 4	jump if not equal	JNE
7E	16 or 4	jump if not greater	JNG
7C	16 or 4	jump if neither greater nor equal	JNGE
7D	16 or 4	jump if not less	JNL
7F	16 or 4	jump if neither less nor equal	JNLE
71	16 or 4	jump if no overflow	JNO
7B	16 or 4	jump if no parity	JNP
79	16 or 4	jump if positive	JNS
75	16 or 4	jump if not zero	JNZ
70	16 or 4	jump if overflow	JO
7A	16 or 4	jump if parity	JP
7A	16 or 4	jump if parity even	JPE
7B	16 or 4	jump if parity odd	JPO
78	16 or 4	jump if sign	JS
74	18 or 6	jump if zero	JZ
E3	18 or 6	jump if CX is zero (does not test flags)	JCXZ

### FLDL2T = Load Log<sub>2</sub>10

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 E9	19 16-22	push stack ST ← log <sub>2</sub> 10

### FLDLG2 = Load Log<sub>10</sub>2

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 EC	21 18-24	push stack ST ← log <sub>10</sub> 2

### FLDPI = Load π

WAIT	op1	op2
------	-----	-----


8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 EB	19 16-22	push stack ST ← π

### FLDZ = Load + 0.0

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 EE	14 11-17	push stack ST ← 0.0

### FLD1 = Load + 1.0




8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 E8	18 15-21	push stack ST ← 1.0

### FLDCW = Load Control Word




8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 m5rm	10+EA (7-14)+EA	processor control word ← mem-op

### FLDENV = Load Environment



8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 m4rm	40+EA (35-45)+EA	8087 environment ← mem-op

### FLDL2E = Load Log<sub>2</sub>e



8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 EA	18 15-21	push stack ST ← log <sub>2</sub> e


### JMP = Jump

Within segment or group, IP relative




Opcode	Clocks	Operation
E9	15	IP ← IP + Disp16
EB	15	IP ← IP + Disp8 (Disp8 sign-extended)

Within segment or group, Indirect




Opcode	Clocks	Operation
FF	11	IP ← Reg16
FF	18+EA	IP ← Mem16
FF	18+EA	IP ← Mem16

Inter-segment or group, Direct



Opcode	Clocks	Operation
EA	15	CS ← segbase IP ← offset

Inter-segment or group, Indirect




Opcode	Clocks	Operation
FF	24+EA	CS ← segbase IP ← offset

### LAHF = Load AH from Flags




Opcode	Clocks	Operation
9F	4	copy low byte of flags word to AH

### LDS/LES = Load Pointer to DS/ES and Register




Opcode	Clocks	Operation
C4	16+EA	dword pointer at EA goes to reg16 (1st word) and ES (2nd word)
C5	16+EA	dword pointer at EA goes to reg16 (1st word) and DS (2nd word)

### LEA = Load Effective Address




Opcode	Clocks	Operation
8D	2+EA	Reg16 ← EA

### LOCK = Assert Bus Lock



Opcode	Clocks	Operation
F0	2	assert the bus lock next instruction


### LOOPxx = Loop Control



Opcode	Clocks	Operation	xx =
E1	18 or 6	dec CX; loop if equal and CX not 0	LOOPE
E0	19 or 5	dec CX; loop if not equal and CX not 0	LOOPNE
E1	18 or 6	dec CX; loop if zero and CX not 0	LOOPZ
E0	19 or 5	dec CX; loop if not zero and CX not 0	LOOPNZ
E2	17 or 5	dec CX; loop if CX not 0	LOOP


### FLD = Load Real

Stack element to Stack top




8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 C0+i	20 17-22	T <sub>1</sub> ← ST(i) push stack ST ← T <sub>1</sub>

Memory operand to Stack top  
Short Integer or Long Integer



8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 m0rm	43+EA (38-56)+EA	push stack ST ← mem-op (short integer)
9B DD m0rm	46+EA (40-60)+EA	push stack ST ← mem-op (long integer)

Temp Real



8087 Encoding	Execution Clocks Typical Range	Operation
9B DB m5rm	57+EA (53-65)+EA	push stack ST ← mem-op (temp real)

### FISUB = Integer Subtract

WAIT	op1	mod 100 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks		Operation
	Typical Range		
9B DA m4rm	125 + EA (108-143) + EA	ST ← ST — mem-op (short integer)	
9B DE m4rm	120 + EA (102-137) + EA	ST ← ST — mem-op (word integer)	

### FISUBR = Integer Subtract Reversed

WAIT	op1	mod 101 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks		Operation
	Typical Range		
9B DA m5rm	125 + EA (109-144) + EA	ST ← mem-op — ST (short integer)	
9B DE m5rm	120 + EA (103-139) + EA	ST ← mem-op — ST (word integer)	

### MOV = Move Data

Memory/Reg to or from Reg

Opcode	mod reg r/m			
--------	-------------	--	--	--

	Opcode	Clocks	Operation
Byte	88	9 + EA	Mem8 ↔ Reg8
	89	2	Reg8 ↔ Reg8
	8A	8 + EA	Reg8 ↔ Mem8
Word	89	9 + EA	Mem16 ↔ Reg16
	8B	2	Reg16 ↔ Reg16
	8B	8 + EA	Reg16 ↔ Mem16

Direct-Addressed Memory to or from AX/AL

Opcode	AddrL	AddrH
--------	-------	-------

	Opcode	Clocks	Operation
Byte	A0	10	AL ← Mem8
	A2	10	Mem8 ← AL
Word	A1	10	AX ← Mem16
	A3	10	Mem16 ← AX

Immed to Reg

Opcode	Data		
--------	------	--	--


	Opcode	Clocks	Operation
Byte	B0 + reg	4	Reg 8 ← Immed8
Word	B8 + reg	4	Reg16 ← Immed16

Immed to Memory/Reg

Opcode	mod 000 r/m				Data		
--------	-------------	--	--	--	------	--	--

	Opcode	Clocks	Operation
	C6	4	Reg8 ← Immed8
	C6	10 + EA	Mem8 ← Immed8
	C7	4	Reg16 ← Immed16
	C7	10 + EA	Mem16 ← Immed16


### Memory/Reg to or from SReg



	Opcode	Clocks	Operation
Word	8C	9+EA	Mem16 $\leftrightarrow$ SReg
	8C	2	Reg16 $\leftrightarrow$ SReg
	8E	8+EA	SReg $\leftrightarrow$ Mem16
	8E	2	SReg $\leftrightarrow$ Reg16

### MUL = Unsigned Multiplication


Memory/Reg with AL or AX



	Opcode	Clocks	Operation
Byte	F6	70-77	AX $\rightarrow$ AL * Reg8
	F6	(76-83)+EA	AX $\rightarrow$ AL * Mem8
Word	F7	118-133	DX:AX $\rightarrow$ AX * Reg16
	F7	(124-139)+EA	DX:AX $\rightarrow$ AX * Mem16


### NEG = Negate an Integer

Memory/Reg




	Opcode	Clocks	Operation
	F6	3	Reg8 $\leftrightarrow$ 00H - Reg8
	F7	3	Reg16 $\leftrightarrow$ 0000H - Reg16
	F6	16+EA	Mem8 $\leftrightarrow$ 00H - Mem8
	F7	16+EA	Mem16 $\leftrightarrow$ 0000H - Mem16

### NOP = No Operation



Opcode	Clocks	Operation
90	3	no operation


### FIST = Integer Store



8087 Encoding	Execution Clocks Typical Range	Operation
9B DB m2rm	88+EA (82-92)+EA	mem-op $\rightarrow$ ST (short integer)
9B DF m2rm	86+EA (80-90)+EA	mem-op $\rightarrow$ ST (word integer)


### FISTP = Integer Store and Pop

Short Integer or Word Integer



8087 Encoding	Execution Clocks Typical Range	Operation
9B DB m3rm	90+EA (84-94)+EA	mem-op $\rightarrow$ ST pop stack (short integer)
9B DF m3rm	88+EA (82-92)+EA	mem-op $\rightarrow$ ST pop stack (word integer)

Long Integer



8087 Encoding	Execution Clocks Typical Range	Operation
9B DF m7rm	100+EA (94-105)+EA	mem-op $\rightarrow$ ST pop stack (long integer)



### FIMUL = Integer Multiply

WAIT	op1	mod001 r/m	addr1	addr2
------	-----	------------	-------	-------

8087 Encoding	Execution Clocks Typical Range	Operation
9B DA m1rm	136 + EA (130-144) + EA	ST ← ST * mem-op (short integer)
9B DE m1rm	130 + EA (124-138) + EA	ST ← ST * mem-op (word integer)

### FINCSTP = Increment Stack Pointer

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 F7	9 6-12	stack pointer ← stack pointer + 1

### FINIT FNINIT = Initialize Processor

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B DB E3	5 2-8	initialize 8087
90 DB E3	5 2-8	initialize 8087 (no wait)

### NOT = Form One's Complement

#### Memory/Reg

Opcode	mod 010 r/m		
--------	-------------	--	--

	Opcode	Clocks	Operation
Byte	F6	3	Reg8 ← 0FFH - Reg8
	F6	16 + EA	Mem8 ← 0FFH - Mem8
Word	F7	3	Reg16 ← 0FFFFH - Reg16
	F7	16 + EA	Mem16 ← 0FFFFH - Mem16

### OR = Logical Inclusive OR

#### Memory/Reg with Reg

Opcode	mod reg r/m		
--------	-------------	--	--

	Opcode	Clocks	Operation
Byte	0A	3	Reg8 ← Reg8 OR Reg8
	0A	9 + EA	Reg8 ← Reg8 OR Mem8
	08	16 + EA	Mem8 ← Mem8 OR Reg8
Word	0B	3	Reg16 ← Reg16 OR Reg 16
	0B	9 + EA	Reg16 ← Reg16 OR Mem16
	09	16 + EA	Mem16 ← Mem16 OR Reg16

#### Immed to AX/AL

Opcode	Data	
--------	------	--

Opcode	Clocks	Operation
0C	4	AL ← AL OR Immed8
0D	4	AX ← AX OR Immed16

#### Immed to Memory/Reg

Opcode	mod 001 r/m		Data
--------	-------------	--	------

	Opcode	Clocks	Operation
Byte	80	4	Reg8 ← Reg8 OR Immed8
	80	17 + EA	Mem8 ← Mem8 OR Immed8
Word	81	4	Reg16 ← Reg16 OR Immed16
	81	17 + EA	Mem16 ← Mem16 OR Immed16

### OUT = Output Byte, Word

Fixed port

Opcode	Port
--------	------

	Opcode	Clocks	Operation
Byte	E6	10	Port8 $\leftarrow$ AL
	E7	10	Port8 $\leftarrow$ AX

Variable port

Opcode
--------

	Opcode	Clocks	Operation
Word	EE	8	Port16 (in DX) $\leftarrow$ AL
	EF	8	Port16 (in DX) $\leftarrow$ AX

### POP = Pop a Word from the Stack

Word Memory

Opcode	mod 000 r/m			
--------	-------------	--	--	--

	Opcode	Clocks	Operation
	8F	17 + EA	Mem16 $\leftarrow$ (SP)++

Word Register

Opcode + reg
--------------

	Opcode	Clocks	Operation
	58 + reg	8	Reg16 $\leftarrow$ (SP)++

Segment Register

Opcode + SReg
---------------

	Opcode	Clocks	Operation
	07 + SReg	8	SReg $\leftarrow$ (SP)++

### FIDIVR = Integer Divide Reversed

WAIT	op1	mod 111 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks Typical Range	Operation
9B DA m7rm	237 + EA (231-245) + EA	ST $\leftarrow$ mem-op/ST (short integer)
9B DE m7rm	230 + EA (225-239) + EA	ST $\leftarrow$ mem-op/ST (word integer)

### FILD = Integer Load

Word Integer or Short Integer

WAIT	op1	mod 000 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks Typical Range	Operation
9B DB m0rm	56 + EA (52-60) + EA	push stack ST $\leftarrow$ mem-op (short integer)
9B DF m0rm	50 + EA (46-54) + EA	push stack ST $\leftarrow$ mem-op (word integer)

Long Integer

WAIT	op1	mod 101	addr1	addr2
------	-----	---------	-------	-------

8087 Encoding	Execution Clocks Typical Range	Operation
9B DF m5rm	64 + EA (60-68) + EA	push stack ST $\leftarrow$ mem-op (long integer)

### FICOM = Integer Compare

WAIT	op1	mod 010 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks	Operation
	Typical Range	
9B DA m2rm	85 + EA (78-91) + EA	ST — mem-op (short integer)
t9B DE m2rm	80 + EA (72-86) + EA	ST — mem-op (word integer)

### FICOMP = Integer Compare and Pop

WAIT	op1	mod 011 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks	Operation
	Typical Range	
9B DA m3rm	87 + EA (80-93) + EA	ST — mem-op pop stack (short integer)
9B DE m3rm	82 + EA (74-88) + EA	ST — mem-op pop stack (word integer)

### FIDIV = Integer Divide

WAIT	op1	mod 110 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks	Operation
	Typical Range	
9B DA m6rm	236 + EA (230-243) + EA	ST ← ST/mem-op (short integer)
9B DE m6rm	230 + EA (224-238) + EA	ST ← ST/mem-op (word integer)

### POPF = Pop the TOS into the Flags

Opcode
--------

Opcode	Clocks	Operation
9D	8	FLAGS ← (SP)++

### PUSH = Push a Word onto the Stack

Memory/Reg

Opcode	mod 110 r/m			
--------	-------------	--	--	--

Opcode	Clocks	Operation
FF	16 + EA	—(SP) ← Mem16

Word Register

Opcode + reg
--------------

Opcode	Clocks	Operation
50 + reg	11	—(SP) ← Reg16

Segment Register

Opcode + SReg
---------------

Opcode	Clocks	Operation
06 + SReg	10	—(SP) ← SReg


### PUSHF = Push the Flags to the Stack

Opcode
--------

Opcode	Clocks	Operation
9C	10	—(SP) ← FLAGS


### RCL = Rotate Left Through Carry

Memory or Reg by 1



	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg 8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg 16 by 1
	D1	15+EA	rotate Mem16 by 1


Memory or Reg by count in CL



	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL


### RCR = Rotate Right Through Carry

Memory or Reg by 1




	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL




	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL

### FENI = Enable Interrupts FNENI = Enable Interrupts




8087 Encoding	Execution Clocks Typical Range	Operation
9B DB E0	5 2-8	clear 8087 interrupt mask
90 DB E0	5 2-8	clear 8087 interrupt mask (no wait)

### FFREE = Free Register



8087 Encoding	Execution Clocks Typical Range	Operation
9B DD C0+i	11 9-16	TAG(i) masked empty

### FIADD = Integer Add



8087 Encoding	Execution Clocks Typical Range	Operation
9B DA m0rm	125+EA (108-143)+EA	ST ← ST + mem-op (short integer)
9B DE m0rm	120+EA (102-137)+EA	ST ← ST + mem-op (word integer)

### FDIVR = Divide Real Reversed

Stack top and Stack element

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 F8+i	199 194-204	ST $\leftrightarrow$ ST(i)/ST
9B DC F0+i	199 194-204	ST(i) $\leftrightarrow$ ST/ST(i)

Stack top and memory operand

WAIT	op1	mod 111 r/m	addr1	addr2
------	-----	-------------	-------	-------

8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m7rm	221+EA (216-226)+EA	ST $\leftrightarrow$ mem-op/ST (short-real)
9B DC m7rm	226+EA (221-231)+EA	ST $\leftrightarrow$ mem-op/ST (long-real)

### FDIVRP = Divide Real Reversed and Pop

WAIT	op1	op2 + i
------	-----	---------

8087 Encoding	Execution Clocks Typical Range	Operation
9B DE F1	203 198-208	ST(1) $\leftrightarrow$ ST/ST(1) pop stack
9B DE F0+i	203 198-208	ST(i) $\leftrightarrow$ ST/ST(i)

### REP<sub>x</sub> = Repeat Prefix

Opcode
--------

Opcode	Clocks	Operation	REP <sub>x</sub> =
F3	2	repeat next instruction until CX=0	REP
F3	2	repeat next instruction until CX=0 or ZF=1	REPE REPZ
F2	2	repeat next instruction until CX=0 or ZF=0	REPNE REPZ

### RET = Return from Subroutine

Opcode
--------

Opcode	Clocks	Operation
C3	8	intra-segment return
CB	18	inter-segment return


Return and add constant to SP

Opcode	DataL	DataH
--------	-------	-------

Opcode	Clocks	Operation
C2	12	intra-segment ret and add
CA	17	inter-segment ret and add


### ROL = Rotate Left

Memory or Reg by 1



	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1


Memory or Reg by count in CL



	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL


### ROR = Rotate Right

Memory or Reg by 1



	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1


Memory or Reg by count in CL



	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL


### FDIV = Divide Real

Stack top and Stack element




8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 F0+i	198 193-203	ST $\leftarrow$ ST/ST(i)
9B DC F8+i	198 193-203	ST(i) $\leftarrow$ ST(i)/ST

Stack top and memory operand



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m6rm	220+EA (215-225)+EA	ST $\leftarrow$ ST/mem-op (short-real)
9B DC m6rm	225+EA (220-230)+EA	ST $\leftarrow$ ST/mem-op (long-real)

### FDIVP = Divide Real and Pop



8087 Encoding	Execution Clocks Typical Range	Operation
9B DE F9	202 197-207	ST(1) $\leftarrow$ ST(1)/ST pop stack
9B DE F8+i	202 197-207	ST(i) $\leftarrow$ ST(i)/ST pop stack

### FDECSTP = Decrement Stack Pointer

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 F6	9 6-12	stack pointer ← stack pointer - 1

### FDISI = Disable Interrupts FNDISI

WAIT	op1	op2
------	-----	-----

8087 Encoding	Execution Clocks Typical Range	Operation
9B DB E1	5 2-8	Set 8087 interrupt mask
90 DB E1	5 2-8	Set 8087 interrupt mask (no wait)

### SAHF = Store AH in Flags

Opcode
--------

Opcode	Clocks	Operation
9E	4	copy AH to low byte of flags word

### SAL/SHL = Arithmetic/Logical Left Shift

Memory or Reg by 1

Opcode	mod 100 r/m				
--------	-------------	--	--	--	--

	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1


Memory or Reg by count in CL

Opcode	mod 100 r/m				
--------	-------------	--	--	--	--

	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL


### SAR = Arithmetic Right Shift

Memory or Reg by 1



	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1


Memory or Reg by count in CL



	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL


### FCOMP = Compare Real and Pop

Compare Stack top and Stack element and pop




8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 D9	47 42-52	ST — ST(1) pop stack
9B D8 D8+i	47 42-52	ST — ST(i) pop stack

Compare Stack top and memory operand and pop



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m3rm	68+EA (63-73)+EA	ST — mem-op pop stack (short-real)
9B DC m3rm	72+EA (67-77)+EA	ST — mem-op pop stack (long-real)


### FCOMPP = Compare Real and Pop Twice



8087 Encoding	Execution Clocks Typical Range	Operation
9B DE D9	50 45-55	ST — ST(1) pop stack pop stack




**FCLEX = Clear Exceptions**  
**FNCLX**



8087 Encoding	Execution Clocks Typical Range	Operation
9B DB E2	5 2-8	clear 8087 exceptions
90 DB E2	5 2-8	clear 8087 exceptions (no wait)


**FCOM = Compare Real**

Compare Stack top and Stack element



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 D1	45 40-50	ST — ST(1)
9B D8 D0+i	45 40-50	ST — ST(i)


Compare Stack top and memory operands



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m2rm	65+EA (60-70)+EA	ST — memop (short-real)
9B DC m2rm	70+EA (65-75)+EA	ST — memop (long-real)


**SBB = Integer Subtraction with Borrow**

Memory/Reg with Reg




	Opcode	Clocks	Operation
Byte	1A	3	Reg8 ← Reg8 - Reg8 - CF
	1A	9+EA	Reg8 ← Reg8 - Mem8 - CF
	18	16+EA	Mem8 ← Mem8 - Reg8 - CF
Word	1B	3	Reg16 ← Reg16 - Reg16 - CF
	1B	9+EA	Reg16 ← Reg16 - Mem16 - CF
	19	16+EA	Mem16 ← Mem16 - Reg16 - CF

Immed from AX/AL



Opcode	Clocks	Operation
1C	4	AL ← AL - Immed8 - CF
1D	4	AX ← AX - Immed16 - CF


Immed from Memory/Reg



Opcode	Clocks	Operation
80	4	Reg8 ← Reg8 - Immed8 - CF
80	17+EA	Mem8 ← Mem8 - Immed8 - CF
81	4	Reg16 ← Reg16 - Immed16 - CF
81	17+EA	Mem16 ← Mem16 - Immed16 - CF
83	4	Reg16 ← Reg16 - Immed8 - CF
83	17+EA	Mem16 ← Mem16 - Immed8 - CF (Immed8 is sign-extended before subtract)


**SHR = Logical Right Shift**

Memory or Reg by 1



	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1

Memory or Reg by count in CL



	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

**STC = Set Carry Flag**




	Opcode	Clocks	Operation
	F9	2	set the carry flag

**STD = Set Direction Flags**




	Opcode	Clocks	Operation
	FD	2	set direction flag

**FBLD = Packed Decimal (BCD) Load**




8087 Encoding	Execution Clocks	Typical Range	Operation
9B DF m4rm		300+EA (290-310)+EA	push stack ST ← mem-op

**FBSTP = Packed Decimal (BCD) Store and Pop**



8087 Encoding	Execution Clocks	Typical Range	Operation
9B DF m6rm		530+EA (520-540)+EA	mem-op → ST pop stack


**FCFS = Change Sign**



8087 Encoding	Execution Clocks	Typical Range	Operation
9B D9 E0		15 10-17	ST ← -ST


### FADD = Add Real

Stack top + Stack element



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 C0+i	85 70-100	ST ← ST + ST(i)
9B DC C0+i	85 70-100	ST(i) ← ST + ST(i)


Stack top + memory operand



8087 Encoding	Execution Clocks Typical Range	Operation
9B D8 m0rm	105+EA (90-120)+EA	ST ← ST + mem-op (short-real)
9B DC m0rm	110+EA (95-125)+EA	ST ← ST + mem-op (long-real)

### FADDP = Add Real and Pop

Stack top + Stack Element




8087 Encoding	Execution Clocks Typical Range	Operation
9B DE C1	90 75-105	ST(1) ← ST + ST(1) pop stack
9B DE C0+i	90 75-105	ST(i) ← ST + ST(i) pop stack

### STI = Set Interrupt Enable Flag



Opcode	Clocks	Operation
FB	2	set interrupt flag


### String = String Operations



Opcode	Clocks	Operation	String =
A6	22	flags ← (SI) - (DI)	CMPS
A7	22	flags ← (SI) - (DI)	CMPS
A4	18	(DI) ← (SI)	MOVS
A5	18	(DI) ← (SI)	MOVS
AE	15	flags ← (DI) - AL	SCAS
AF	15	flags ← (DI) - AX	SCAS
AC	12	AL ← (SI)	LODS
AD	12	AX ← (SI)	LODS
AA	11	(DI) ← AL	STOS
AB	11	(DI) ← AX	STOS


### SUB = Integer Subtraction

Memory/Reg with Reg




	Opcode	Clocks	Operation
Byte	2A	3	Reg8 Reg8 - Reg8
	2A	9+EA	Reg8 Reg8 - Mem8
	2B	16+EA	Mem8 Mem8 - Reg8
Word	2B	3	Reg16 Reg16 - Reg16
	2B	9+EA	Reg16 Reg16 - Mem16
	29	16+EA	Mem16 Mem16 - Reg16

Immed to AX/AL



	Opcode	Clocks	Operation
Byte	2C	4	AL $\leftarrow$ AL - Immed8
Word	2D	4	AX $\leftarrow$ AX - Immed16


Immed to Memory/Reg



	Opcode	Clocks	Operation
Byte	80	4	Reg8 $\leftarrow$ Reg8 - Immed8
	80	17+EA	Mem8 $\leftarrow$ Mem8 - Immed8
Word	81	4	Reg16 $\leftarrow$ Reg16 - Immed16
	81	17+EA	Mem16 $\leftarrow$ Mem16 - Immed16
	83	4	Reg16 $\leftarrow$ Reg16 - Immed8
	83	17+EA	Mem16 $\leftarrow$ Mem16 - Immed8


For FSQRT:  $-0 \leq ST(0) \leq +\infty$   
 For FSCALE:  $-2^{15} \leq ST(1) < +2^{15}$  and ST(1) integer  
 For F2XM1:  $0 \leq ST(0) \leq 2^{-1}$   
 For FYL2X:  $0 \leq ST(0) < \infty$   
 $-\infty < ST(1) < +\infty$   
 For FYL2XP1:  $0 < |ST(0)| < (2 - \sqrt{2})/2$   
 $-\infty \leq ST(1) < \infty$   
 For FPTAN:  $0 \leq ST(0) < \pi/4$   
 For FPATAN:  $0 \leq ST(0) < ST(1) < +\infty$

### F2XMI = Compute $2^x - 1$



8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 F0	500 310-630	ST $\leftarrow$ $2^{ST}-1$

### FABS = Absolute Value



8087 Encoding	Execution Clocks Typical Range	Operation
9B D9 E1	14 10-17	ST $\leftarrow$  ST

## 8087 Instruction Set

### Notes for 8087 Instructions

The individual instruction descriptions are shown by a format box such as the following:

WAIT	op1	m/op/r/m	addr1	addr2
------	-----	----------	-------	-------

These are the byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- WAIT is an 8086 wait instruction, NOP or emulator instruction.
- op1 is the opcode, possibly taking two bytes.
- m/op/r/m byte (middle 3-bits is part of the opcode).
- addr1 and addr2 are offsets of either 8 or 16 bits.

For integer functions, m = 0 for short-integer memory operand; 1 for word-integer memory operand.

For real functions, m = 0 for short-real memory operand; 1 for longreal memory operand.

i = stack element index.

If mod = 00 then DISP = 0, disp-lo and disp-hi are absent.

If mod = 01 then DISP = disp-lo sign-extended to 16 bits, disp-hi is absent.

If mod = 10 then DISP = disp-hi; disp-lo.

If mod = 11 then r/m is treated as an ST(i) field.

If r/m = 000 then EA = (BX) + (SI) + DISP

If r/m = 001 then EA = (BX) + (DI) + DISP

If r/m = 010 then EA = (BP) + (SI) + DISP

If r/m = 011 then EA = (BP) + (DI) + DISP

If r/m = 100 then EA = (SI) + DISP

If r/m = 101 then EA = (DI) + DISP

If r/m = 110 then EA = (BP) + DISP\*

If r/m = 111 then EA = (BX) + DISP

\*Except if mod = 000 and r/m = 110 then EA = disp-hi; disp-lo.

ST(0) = Current stack top

ST(i) = i<sup>th</sup> register below stack top

d = Destination

0 — Destination is ST(0)

1 — Destination is ST(i)

P = Pop

0 — No pop

1 — Pop ST(0)

R = Reverse

0 — Destination (op) source

1 — Source (op) destination

## TEST = Logical Compare

### Memory/Reg with Reg

Opcode	mod reg r/m			
--------	-------------	--	--	--

	Opcode	Clocks	Operation
Byte	84	3	flags ← Reg8 AND Reg8
	84	9+EA	flags ← Reg8 AND Mem8
Word	85	3	flags ← Reg16 AND Reg16
	85	9+EA	flags ← Reg16 AND Mem16

### Immed to AX/AL

Opcode	Data		
--------	------	--	--

	Opcode	Clocks	Operation
Byte	A8	4	flags ← AL AND Immed8
Word	A9	4	flags ← AX AND Immed16

### Immed to Memory/Reg

Opcode	mod 000 r/m			Data	
--------	-------------	--	--	------	--

	Opcode	Clocks	Operation
Byte	F6	5	flags ← Reg8 AND Immed8
	F6	11+EA	flags ← Mem8 AND Immed8
Word	F7	5	flags ← Reg16 AND Immed16
	F7	11+EA	flags ← Mem16 AND Immed16


## WAIT = Wait While TEST Pin Not Asserted

Opcode
--------

Opcode	Clocks	Operation
9B	3+5n	none


### XCHG = Exchange Memory/ Register with Register

#### Memory/Reg with Reg




	Opcode	Clocks	Operation
Byte	86	4	Reg8 ↔ Reg8
	86	17+EA	Mem8 ↔ Mem8
Word	87	4	Reg16 ↔ Reg16
	87	17+EA	Mem16 ↔ Mem16

#### Word Register with AX



Opcode	Clocks	Operation
90+Reg	3	AX ↔ Reg16

### XLAT XLATB = Table Look-up Translation



Opcode	Clocks	Operation
D7	11	replace AL with table entry

### 8087 Instruction Decoding Guide (cont.)

Hex	1st Byte		2nd Byte	Bytes 3, 4	ASM-86 Instruction Format	
	Hex	Binary				
DD	1101	1101	111-	----	reserved	
DE	1101	1110	MOD00	0R/M	(disp-io),(disp-hi)	FIADD word-integer
DE	1101	1110	MOD00	1R/M	(disp-io),(disp-hi)	FIMUL word-integer
DE	1101	1110	MOD01	0R/M	(disp-io),(disp-hi)	FICOM word-integer
DE	1101	1110	MOD01	1R/M	(disp-io),(disp-hi)	FICOMP word-integer
DE	1101	1110	MOD10	0R/M	(disp-io),(disp-hi)	FISUBR word-integer
DE	1101	1110	MOD10	1R/M	(disp-io),(disp-hi)	FISUB word-integer
DE	1101	1110	MOD11	0R/M	(disp-io),(disp-hi)	FIDIVR word-integer
DE	1101	1110	MOD11	1R/M	(disp-io),(disp-hi)	FIDIV word-integer
DE	1101	1110	1100	0REG		FADDP ST(i),ST
DE	1101	1110	1100	1REG		FMULP ST(i),ST
DE	1101	1110	1101	0---		'(5)
DE	1101	1110	1101	1000		reserved
DE	1101	1110	1101	1001		FCOMPP
DE	1101	1110	1101	101-		reserved
DE	1101	1110	1101	11--		reserved
DE	1101	1110	1110	0REG		FSUBRP ST(i),ST
DE	1101	1110	1110	1REG		FSUBP ST(i),ST
DE	1101	1110	1111	0REG		FDIVRP ST(i),ST
DE	1101	1110	1111	1REG		FDIVP ST(i),ST
DF	1101	1111	MOD00	0R/M	(disp-io),(disp-hi)	FILD word-integer
DF	1101	1111	MOD00	1R/M	(disp-io),(disp-hi)	reserved
DF	1101	1111	MOD01	0R/M	(disp-io),(disp-hi)	FIST word-integer
DF	1101	1111	MOD01	1R/M	(disp-io),(disp-hi)	FISTP word-integer
DF	1101	1111	MOD10	0R/M	(disp-io),(disp-hi)	FBLD packed-decimal
DF	1101	1111	MOD10	1R/M	(disp-io),(disp-hi)	FILD long-integer
DF	1101	1111	MOD11	0R/M	(disp-io),(disp-hi)	FBSTP packed-decimal
DF	1101	1111	MOD11	1R/M	(disp-io),(disp-hi)	FISTP long-integer
DF	1101	1111	1100	0REG		'(6)
DF	1101	1111	1100	1REG		'(7)
DF	1101	1111	1101	0REG		'(8)
DF	1101	1111	1101	1REG		'(9)
DF	1101	1111	111-	----		reserved

\*The marked encodings are not generated by the language translators. If, however, the 8087 encounters one of these encodings in the instruction stream, it will execute it as follows.


- (1) FSTP ST(i)
- (2) FCOM ST(i)
- (3) FCOMP ST(i)
- (4) FXCH ST(i)
- (5) FCOMP ST(i)
- (6) FFREE ST(i) and pop stack
- (7) FXCH ST(i)
- (8) FSTP ST(i)
- (9) FSTP ST(i)

8087 Instruction Decoding Guide (cont.)

Hex	1st Byte		2nd Byte	Bytes 3, 4	ASM-86 Instruction Format	
	Binary					
D9	1101	1001	MOD01 1R/M	(disp-lo), (disp-hi)	FSTP	short-real
D9	1101	1001	MOD10 0R/M	(disp-lo), (disp-hi)	FLDENV	14-bytes
D9	1101	1001	MOD10 1R/M	(disp-lo), (disp-hi)	FLDCW	2-bytes
D9	1101	1001	MOD11 0R/M	(disp-lo), (disp-hi)	FSTENV	14-bytes
D9	1101	1001	MOD11 1R/M	(disp-lo), (disp-hi)	FSTCW	2-bytes
D9	1101	1001	1100 0REG		FLD	ST(i)
D9	1101	1001	1100 1REG		FXCH	ST(i)
D9	1101	1001	1101 0000		FNOP	
D9	1101	1001	1101 0001		reserved	
D9	1101	1001	1101 001-		reserved	
D9	1101	1001	1101 01--		reserved	
D9	1101	1001	1101 1REG		"(1)	
D9	1101	1001	1110 0000		FCHS	
D9	1101	1001	1110 0001		FABS	
D9	1101	1001	1110 001-		reserved	
D9	1101	1001	1110 0100		FTST	
D9	1101	1001	1110 0101		FXAM	
D9	1101	1001	1110 011-		reserved	
D9	1101	1001	1110 1000		FLD1	
D9	1101	1001	1110 1001		FLDL2T	
D9	1101	1001	1110 1010		FLDL2E	
D9	1101	1001	1110 1011		FLDPI	
D9	1101	1001	1110 1100		FLDLG2	
D9	1101	1001	1110 1101		FLDLN2	
D9	1101	1001	1110 1110		FLDZ	
D9	1101	1001	1110 1111		reserved	
D9	1101	1001	1111 0000		F2XM1	
D9	1101	1001	1111 0001		FYL2X	
D9	1101	1001	1111 0010		FPTAN	
D9	1101	1001	1111 0011		FPATAN	
D9	1101	1001	1111 0100		FXTRACT	
D9	1101	1001	1111 0101		reserved	
D9	1101	1001	1111 0110		FDECSTP	
D9	1101	1001	1111 0111		FINCSTP	
D9	1101	1001	1111 1000		FPREM	
D9	1101	1001	1111 1001		FYL2XP1	
D9	1101	1001	1111 1010		FSQRT	
D9	1101	1001	1111 1011		reserved	
D9	1101	1001	1111 1100		FRNDINT	
D9	1101	1001	1111 1101		FSCALE	
D9	1101	1001	1111 111-		reserved	
DA	1101	1010	MOD00 0R/M	(disp-lo), (disp-hi)	FIADD	short-integer
DA	1101	1010	MOD00 1R/M	(disp-lo), (disp-hi)	FIMUL	short-integer
DA	1101	1010	MOD01 0R/M	(disp-lo), (disp-hi)	FICOM	short-integer
DA	1101	1010	MOD01 1R/M	(disp-lo), (disp-hi)	FICOMP	short-integer
DA	1101	1010	MOD10 0R/M	(disp-lo), (disp-hi)	FISUB	short-integer
DA	1101	1010	MOD10 1R/M	(disp-lo), (disp-hi)	FISUBR	short-integer


XOR = Logical Exclusive OR

Memory/Reg with Reg



	Opcode	Clocks	Operation
Byte	32	3	Reg8 ← Reg8 XOR Reg8
	32	9 + EA	Reg8 ← Reg8 XOR Mem8
	30	16 + EA	Mem8 ← Mem8 XOR Reg8
Word	33	3	Reg16 ← Reg16 XOR Reg16
	33	9 + EA	Reg16 ← Reg16 XOR Mem16
	31	16 + EA	Mem16 ← Mem16 XOR Reg16

Immed to AX/AL



	Opcode	Clocks	Operation
	34	4	AL ← AL XOR Immed8
	35	4	AX ← AX XOR Immed16

Immed to Memory/Reg



	Opcode	Clocks	Operation
Byte	80	4	Reg8 ← Reg8 XOR Immed8
	80	17 + EA	Mem8 ← Mem8 XOR Immed8
Word	81	4	Reg16 ← Reg16 XOR Immed16
	81	17 + EA	Mem16 ← Mem16 XOR Immed16

# 186/188 INSTRUCTIONS

## Notes for iAPX 186/188 Instructions

These instructions can be used only if the MOD186 control is specified. When MOD186 is specified, clocks for all instructions are as stated under "Clocks for MOD186 Operation."

### BOUND = Check Array Against Bounds

Opcode	ModRM				
--------	-------	--	--	--	--

#### Opcode Operation

62 if Reg16 < Mem16 at EA, or  
Reg16 > Mem16 at EA+2 then  
INTERRUPT 5

### ENTER = High Level Procedure Entry

Opcode	DataL	DataH	Level
--------	-------	-------	-------

#### Opcode Operation

C8 build new stack frame

### IMUL = Signed Multiplication

Mem/Reg \* Immediate to Reg

Opcode	ModRM				Data
--------	-------	--	--	--	------

#### Opcode Operation

6B Reg 16 ← Reg 16 \* Immed 8  
6B Reg 16 ← Reg 16 \* Immed 8  
6B Reg 16 ← Mem 16 \* Immed 8  
69 Reg 16 ← Reg 16 \* Immed 16  
69 Reg 16 ← Reg 16 \* Immed 16  
69 Reg 16 ← Mem 16 \* Immed 16

# 8087 Instruction Decoding Guide

1st Byte		2nd Byte	Bytes 3, 4	ASM-86 Instruction Format	
Hex	Binary				
D8	1101 1000	MOD00 0R/M	(disp-lo), (disp-hi)	FADD	short-real
D8	1101 1000	MOD00 1R/M	(disp-lo), (disp-hi)	FMUL	short-real
D8	1101 1000	MOD01 0R/M	(disp-lo), (disp-hi)	FCOM	short-real
D8	1101 1000	MOD01 1R/M	(disp-lo), (disp-hi)	FCOMP	short-real
D8	1101 1000	MOD10 0R/M	(disp-lo), (disp-hi)	FSUB	short-real
D8	1101 1000	MOD10 1R/M	(disp-lo), (disp-hi)	FSUBR	short-real
D8	1101 1000	MOD11 0R/M	(disp-lo), (disp-hi)	FDIV	short-real
D8	1101 1000	MOD11 1R/M	(disp-lo), (disp-hi)	FDIVR	short-real
D8	1101 1000	1100 0REG		FADD	ST ST(i)
D8	1101 1000	1100 1REG		FMUL	ST ST(i)
D8	1101 1000	1101 0REG		FCOM	ST(i)
D8	1101 1000	1101 1REG		FCOMP	ST(i)
D8	1101 1000	1110 0REG		FSUB	ST ST(i)
D8	1101 1000	1110 1REG		FSUBR	ST ST(i)
D8	1101 1000	1111 0REG		FDIV	ST ST(i)
D8	1101 1000	1111 1REG		FDIVR	ST ST(i)
D9	1101 1001	MOD00 0R/M	(disp-lo), (disp-hi)	FLD	short-real
D9	1101 1001	MOD00 1R/M		reserved	
D9	1101 1001	MOD01 0R/M	(disp-lo), (disp-hi)	FST	short-real
DA	1101 1010	MOD11 0R/M	(disp-lo), (disp-hi)	FIDIV	short-integer
DA	1101 1010	MOD11 1R/M	(disp-lo), (disp-hi)	FIDIVR	short-integer
DA	1101 1010	11--	----	reserved	
DB	1101 1011	MOD00 0R/M	(disp-lo), (disp-hi)	FILD	short-integer
DB	1101 1011	MOD00 1R/M	(disp-lo), (disp-hi)	reserved	
DB	1101 1011	MOD01 0R/M	(disp-lo), (disp-hi)	FIST	short-integer
DB	1101 1011	MOD01 1R/M	(disp-lo), (disp-hi)	FISTP	short-integer
DB	1101 1011	MOD10 0R/M	(disp-lo), (disp-hi)	reserved	
DB	1101 1011	MOD10 1R/M	(disp-lo), (disp-hi)	FLD	temp-real
DB	1101 1011	MOD11 0R/M	(disp-lo), (disp-hi)	reserved	
DB	1101 1011	MOD11 1R/M	(disp-lo), (disp-hi)	FSTP	temp-real
DB	1101 1011	110-	----	reserved	
DB	1101 1011	1110 0000		FENI	
DB	1101 1011	1110 0001		FDISI	
DB	1101 1011	1110 0010		FCLEX	
DB	1101 1011	1110 0011		FINIT	
DB	1101 1011	1110 01--		reserved	
DB	1101 1011	1110 1---		reserved	
DB	1101 1011	1111	----	reserved	
DC	1101 1100	MOD00 0R/M	(disp-lo), (disp-hi)	FADD	long-real
DC	1101 1100	MOD00 1R/M	(disp-lo), (disp-hi)	FMUL	long-real
DC	1101 1100	MOD01 0R/M	(disp-lo), (disp-hi)	FCOM	long-real
DC	1101 1100	MOD01 1R/M	(disp-lo), (disp-hi)	FCOMP	long-real
DC	1101 1100	MOD10 0R/M	(disp-lo), (disp-hi)	FSUBR	long-real
DC	1101 1100	MOD10 1R/M	(disp-lo), (disp-hi)	FSUB	long-real
DC	1101 1100	MOD11 0R/M	(disp-lo), (disp-hi)	FDIVR	long-real
DC	1101 1100	MOD11 1R/M	(disp-lo), (disp-hi)	FDIV	long-real
DC	1101 1100	1100 0REG		FADD	ST(i), ST
DC	1101 1100	1100 1REG		FMUL	ST(i), ST
DC	1101 1100	1101 0REG		"(2)	
DC	1101 1100	1101 1REG		"(3)	
DC	1101 1100	1110 0REG		FSUBR	ST(i), ST
DC	1101 1100	1110 1REG		FSUB	ST(i), ST
DC	1101 1100	1111 0REG		FDIVR	ST(i), ST
DC	1101 1100	1111 1REG		FDIV	ST(i), ST
DD	1101 1101	1111 1REG		FLD	long-real
DD	1101 1101	MOD00 0R/M	(disp-lo), (disp-hi)	reserved	
DD	1101 1101	MOD00 1R/M		FST	long-real
DD	1101 1101	MOD01 0R/M	(disp-lo), (disp-hi)	FSTP	long-real
DD	1101 1101	MOD00 1R/M	(disp-lo), (disp-hi)	FRSTOR	94-bytes
DD	1101 1101	MOD10 0R/M	(disp-lo), (disp-hi)	reserved	
DD	1101 1101	MOD10 1R/M	(disp-lo), (disp-hi)	FSAVE	94-bytes
DD	1101 1101	MOD11 0R/M	(disp-lo), (disp-hi)	FSTSW	2-bytes
DD	1101 1101	MOD11 1R/M	(disp-lo), (disp-hi)	FFREE	ST(i)
DD	1101 1101	1100 0REG		"(4)	
DD	1101 1101	1100 1REG		"(4)	
DD	1101 1101	1101 0REG		FST	ST(i)
DD	1101 1101	1101 1REG		FSTP	ST(i)



# 8087 Instruction Encoding and Decoding

## 8087 Instruction Encoding Guide

	Lower-addressed Byte				Higher-addressed Byte				DISPLACEMENT							
(1)	1	1	0	1	1	MOD	1	OP-B	R/M	DISPLACEMENT						
(2)	1	1	0	1	1	FORMAT	OP-A	MOD	OP-B	R/M	DISPLACEMENT					
(3)	1	1	0	1	1	R	P	OP-A	1	1	OP-B	REG				
(4)	1	1	0	1	1	0	0	1	1	1	1	OP				
(5)	1	1	0	1	1	0	0	1	1	1	1	OP				
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

- <sup>(1)</sup> Memory transfers including applicable processor control instructions. 0, 1, or 2 displacement bytes may follow.
- <sup>(2)</sup> Memory arithmetic and comparison instructions. 0, 1, or 2 displacement bytes may follow.
- <sup>(3)</sup> Stack arithmetic and comparison instructions.
- <sup>(4)</sup> Constant, transcendental, some arithmetic instructions.
- <sup>(5)</sup> Processor control instructions that do not reference memory.

OP, OP-A, OP-B: Instruction opcode, possibly split into two fields.  
 MOD: Same as CPU mode field; see table 4-8.  
 R/M: Same as CPU register/memory field; see table 4-10.

**FORMAT**: Defines memory operand  
 00: short real  
 01: short integer  
 10: long real  
 11: word integer  
**R**: 0 = return result to stack top  
 1 = return result to other register  
**P**: 0 = do not pop stack  
 1 = pop stack after operation  
**REG**: register stack element  
 000: stack top  
 001: next on stack  
 010: third stack element, etc.

## LEAVE = High Level Procedure Exit

Opcode

### Opcode Operation

- C9: release current stack frame and return to prior frame.

## POPA = Pop All Registers

Opcode

### Opcode Operation

- 61: restore registers from stack

## PUSH = Push a Word onto the Stack

Word Immediate

Opcode	Data			
--------	------	--	--	--

### Opcode Operation

- 6A:  $-(SP) \leftarrow \text{Immed8}$  (sign extended)
- 68:  $-(SP) \leftarrow \text{Immed16}$

## PUSHA = Push All Registers

Opcode

### Opcode Operation

- 60: save registers on the stack

### RCL = Rotate Left Through Carry

Mem or Reg by Immed8



\*—(Reg field = 011)

#### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

### RCR = Rotate Right Through Carry

Mem or Reg by Immed8



\*—(Reg field = 011)

#### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

### ROL = Rotate Left

Mem or Reg by Immed8




\*—(Reg field = 000)

#### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

### FSAVE/FRSTOR Storage




#### NOTES:

S = Sign

Bit 0 of each field is rightmost, least significant bit of corresponding register field.



Bit 63 of significand is integer bit (assumed binary point is immediately to the right).

### FSTENV/FLDENV Storage





## Integer Data Type Storage Real Data Type Storage

### Integer Data Type Storage




S Sign bit  
MSB/LSB Most/least significant bit  
MSD/LSD Most/least significant decimal digit  
(X) Bits have no significance

### Real Data Type Storage




S Sign bit  
MSB/LSE Most/least significant exponent bit  
MSD/LSF Most/least significant fraction bit  
I Integer bits of significance

## Instruction and Data Pointer Storage



## ROR = Rotate Right

Mem or Reg by Immed8



\*—(Reg field = 001)

### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

## SAL/SHL = Arithmetic/Logical Left Shift

Mem or Reg by immediate count



\*—(Reg field = 100)

### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

## SAR = Arithmetic Right Shift

Mem or Reg by Immed8



\*—(Reg field = 111)

### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

## SHR = Logical Right Shift

Mem or Reg by Immed8

Opcode	ModRM*				count
--------	--------	--	--	--	-------

\*—(Reg field = 101)

### Opcode Operation

- C0 rotate Reg8 by Immed8
- C0 rotate Mem8 by Immed8
- C1 rotate Reg16 by Immed8
- C1 rotate Mem16 by Immed8

## String = String Operations (INS/OUTS)

Opcode

Opcode	Clocks	Operation
6E	INS	(DI) → port(DX)
6F	INS	(DI) → port(DX:DX+1)
6C	OUTS	port(DX) ← (SI)
6D	OUTS	port(DX:DX+1) ← (SI)

## Condition Code Interpretation

Instruction	C <sub>2</sub>	C <sub>6</sub>	C <sub>1</sub>	C <sub>0</sub>	Interpretation
Compare, Test	0	X	X	0	A < B
	0	X	X	1	A <= B
	1	X	X	0	A > B
	1	X	X	1	A >= B (not comparable)
Remainder	Q <sub>1</sub>	0	Q <sub>2</sub>	Q <sub>3</sub>	Complete reduction
	Q <sub>1</sub>	1	Q <sub>2</sub>	Q <sub>3</sub>	Incomplete reduction
Examine	0	0	0	0	Valid, positive, unnormalized
	0	0	0	1	Invalid, positive, exponent ≠ 0
	0	0	1	0	Valid, negative, unnormalized
	0	0	1	1	Invalid, negative, exponent ≠ 0
	0	1	0	0	Valid, positive, normalized
	0	1	0	1	Infinity, positive
	0	1	1	1	Valid, negative, normalized
	0	1	0	1	Infinity, negative
	1	0	0	0	Zero, positive
	1	0	0	1	Empty
	1	0	1	0	Zero, negative
	1	0	1	1	Empty
	1	1	0	0	Empty
	1	1	0	1	Invalid, positive, exponent ≠ 0
	1	1	1	0	Empty
	1	1	1	1	Invalid, negative, exponent ≠ 0
				Empty	

X - value is not affected by instruction  
Q - C<sub>2</sub>, C<sub>1</sub>, C<sub>0</sub> hold 3 LSBs of the quotient generated during a remainder operation

## Tag Word Format

15	7	0
TAG (7)	TAG (6)	TAG (5)
TAG (4)	TAG (3)	TAG (2)
TAG (1)	TAG (0)	

Tag values:  
00 - Valid (Normal or Unnormal)  
01 - Zero (True)  
10 - Special (Not-A-Number ∞, or Denormal)  
11 - Empty

## 8087 Data Types and Storage Formats

### 8087 Data Types

Data Formats	Range	Precision	Most Significant Byte
			7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0
Byte Integer	$10^2$	8 Bits	1 <sub>7</sub> 1 <sub>0</sub> Two's Complement
Word Integer	$10^4$	16 Bits	1 <sub>15</sub> 1 <sub>0</sub> Two's Complement
Short Integer	$10^6$	32 Bits	1 <sub>31</sub> 1 <sub>0</sub> Two's Complement
Long Integer	$10^{10}$	64 Bits	1 <sub>63</sub> 1 <sub>0</sub> Two's Complement
Packed BCD	$10^{18}$	18 Digits	S   D <sub>15</sub> D <sub>14</sub>   D <sub>3</sub> D <sub>2</sub>
Short Real	$10^{38}$	24 Bits	S   E <sub>7</sub> E <sub>6</sub>   F <sub>23</sub> F <sub>0</sub> Implicit
Long Real	$10^{64}$	53 Bits	S   E <sub>10</sub> E <sub>9</sub>   F <sub>52</sub> F <sub>0</sub> Implicit
Temporary Real	$10^{128}$	64 Bits	S   E <sub>14</sub> E <sub>13</sub>   F <sub>63</sub> F <sub>0</sub>

Integer 1	Real $(-1)^S 2^{E-153} (F_0.F_{63})$
Packed BCD $(-1)^S (D_{15} D_{14} \dots D_3 D_2)$	Bias 127 for Short Real 1023 for Long Real 16383 for Temp Real

### 8087 Storage Allocation Directives

Directive	Interpretation	8087 Data Types
DW	Define Word	Word integer
DD	Define Doubleword	Short integer, short real
DQ	Define Quadword	Long integer, long real
DT	Define Tenbyte	Packed decimal, temporary real

## Processor Reset Register Initialization

Flags = 0000H (to disable interrupts and single-stepping)

CS = FFFFH (to begin execution at FFFF0H)  
IP = 0000H

DS = 0000H  
SS = 0000H  
ES = 0000H

No other registers are acted upon during reset.

## MCS<sup>®</sup>-86 Reserved Locations

### Reserved Memory Locations

Intel Corporation reserves the use of memory location FFFF0H through FFFFFH (with the exception of FFFF0H - FFFF5H for JMP instr.) for Intel hardware and software products. If you use these locations for some other purpose, you may preclude compatibility of your system with certain of these products.

## Reserved Input/Output Locations

Intel Corporation reserves the use of input/output locations F8H through FFH for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.


## Reserved Interrupt Locations

Intel Corporation reserves the use of interrupts 0-31 (locations 00H through 7FH) for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.

Interrupts 0 through 4 (00H-13H) currently have dedicated hardware functions as defined below.

Interrupt	Location	Function
0	00H-03H	Divide by zero
1	04H-07H	Single step
2	08H-0BH	Non-maskable interrupt
3	0CH-0FH	One-byte interrupt instruction
4	10H-13H	Interrupt on overflow

**Interrupt Pointer Table**




## Exception Response Summary

Exception	Masked Response	Unmasked Response
Invalid Operation	If one operand is NAN, return it, if both are NANs, return, NAN with larger absolute value, if neither is NAN, return <i>indefinite</i>	Request interrupt
Zerodivide	Return = signed with "exclusive or" of operand signs	Request interrupt
Denormalized	Memory operand, proceed as usual Register operand, convert to valid unnormal, then re-evaluate for exceptions	Request interrupt
Overflow	Return properly signed =	Register destination, adjust exponent, store result, request interrupt Memory destination, request interrupt
Underflow	Denormalize result	Register destination, adjust exponent, store result, request interrupt Memory destination, request interrupt
Precision	Return rounded result	Return rounded result, request interrupt


\* On overflow, 24.576 decimal is subtracted from the true result's exponent, this forces the exponent back into range and permits a user exception handler to ascertain the true result from the adjusted result that is returned. On underflow, the same constant is added to the true result's exponent.

## STATUS WORD FORMAT




# Appendix 8087 Expanded Register Model

## Expanded Register Set



## Control Word Format



# iAPX 86/88/186/188 Instruction Set Matrix

Hi	Lo	0	1	2	3	4	5	6	7
0	ADD	ADD	ADD	ADD	ADD	ADD	ADD	PUSH	POP
	b.r/m	w.r/m	b.r/m	w.r/m	b.ia	w.ia	ES	ES	ES
1	ADC	ADC	ADC	ADC	ADC	ADC	ADC	PUSH	POP
	b.r/m	w.r/m	b.r/m	w.r/m	b.i	w.i	SS	SS	SS
2	AND	AND	AND	AND	AND	AND	AND	SEG	DAA
	b.r/m	w.r/m	b.r/m	w.r/m	b.i	w.i	ES	ES	ES
3	XOR	XOR	XOR	XOR	XOR	XOR	XOR	SEG	AAA
	b.r/m	w.r/m	b.r/m	w.r/m	b.i	w.i	SS	SS	SS
4	INC	INC	INC	INC	INC	INC	INC	INC	INC
	AX	CX	DX	BX	SP	BP	SI	DI	DI
5	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH
	AX	CX	DX	BX	SP	BP	SI	DI	DI
6	PUSHA	POPA	BOUND						
		r,r/m	r,r/m						
7	JO	JNO	JB/JNAE	JNB/JAE	JE/JZ	JNE/JNZ	JBE/JNA	JNBE/JA	
8	Immed	Immed	Immed	Immed	TEST	TEST	XCHG	XCHG	
	b.r/m	w.r/m	b.r/m	is.r/m	b.r/m	w.r/m	b.r/m	w.r/m	
9	NOP	XCHG	XCHG	XCHG	XCHG	XCHG	XCHG	XCHG	
		CX	DX	BX	SP	BP	SI	DI	
A	MOV	MOV	MOV	MOV	MOVS	MOVS	CMPS	CMPS	
	m → AL	m → AX	AL → m	AX → m	b	w	b	w	
B	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	
	i → AL	i → CL	i → DL	i → BL	i → AH	i → CH	i → DH	i → BH	
C	SHR	SHR	RET	RET	LES	LDS	MOV	MOV	
	b,r/m,j	w,r/m,j	(i-SP)	(i-SP)	b	b	b.i,r/m	w.i,r/m	
D	Shift	Shift	Shift	Shift	AAM	AAD		XLAT	
	b	w	b.v	w.v					
E	LOOPNZ/	LOOPZ/	LOOP	JCZ	IN	IN	OUT	OUT	
	LOOPNE	LOOPE		Z	b	w	b.	w.	
F	LOCK		REP	REP	HLT	CMC	Grp1	Grp1	
			Z	Z			b.r/m	w.r/m	

where

mod .. r/m	000	001	010	011	100	101	110	111
Immed	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
Shift	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
Grp1	TEST	—	NOT	NEG	MUL	IMUL	DIV	IDIV
Grp2	INC	DEC	CALL	CALL	JMP	JMP	PUSH	—
			ld	ld	ld	ld		





## Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
<b>STRING MANIPULATION (Comments)</b>		
Repaired by count in CA		
MOVBS Move string	$1110000010000000$	8-8n
CMPS Compare string	$1110001010000000$	5-22n
SCAS Scan string	$1110001010000000$	5-11n
LODS Load string	$1110000010000000$	6-11n
STOS Store string	$1110000010000000$	6-9n
INS = Input string	$1110010010101000$	8-8n
OUTS = Output string	$1110010010101000$	8-8n
<b>CONTROL TRANSFER</b>		
<b>CALL = Call</b>		
Direct within segment	$11100000101000000010101010$	14
Register memory indirect within segment	$11100000101000000010101010$	13/19
Direct intersegment	$11100000101000000010101010$	23
Indirect intersegment	$11100000101000000010101010$	38
<b>JMP = Unconditional jump</b>		
Short long	$11100000101000000010101010$	13
Direct within segment	$11100000101000000010101010$	13
Register memory indirect within segment	$11100000101000000010101010$	11/17
Direct intersegment	$11100000101000000010101010$	13
Indirect intersegment	$11100000101000000010101010$	26
<b>RET = Return from CALL</b>		
Within segment	$11100000$	16
When reg adding immedi to SP	$111000000000000000000000$	18
Intersegment	$11100000$	22
Intersegment adding immedi to SP	$111000000000000000000000$	25

Shaded areas indicate instructions not available in APX 86, 88 microsystems

## Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
<b>DATA TRANSFER</b>		
<b>MOV = Move</b>		
Register to Register Memory	$100000000000000000000000$	2/12
Register memory to register	$100000000000000000000000$	2/9
Immediate to register memory	$110000000000000000000000$	12-13
Immediate to register	$010000000000000000000000$	3-4
Memory to accumulator	$010000000000000000000000$	9
Accumulator to memory	$100000000000000000000000$	8
Register memory to segment register	$100000000000000000000000$	2/9
Segment register to register memory	$100000000000000000000000$	2/11
<b>PUSH = Push</b>		
Memory	$111111110000000000000000$	16
Register	$010000000000000000000000$	10
Segment register	$000000000000000000000000$	9
<b>POPB = Push byte</b>		
<b>POP = Pop</b>		
Memory	$100011110000000000000000$	20
Register	$010011110000000000000000$	10
Segment register	$000011110000000000000000$	8
<b>POPB = Pop byte</b>		
<b>XCHG = Exchange</b>		
Register memory with register	$100001110000000000000000$	4/17
Register with accumulator	$100010000000000000000000$	3
<b>IN = Input from</b>		
Fixed port	$111010000000000000000000$	10
Variable port	$111010000000000000000000$	8
<b>OUT = Output to</b>		
Fixed port	$111001110000000000000000$	9
Variable port	$111001110000000000000000$	7
XLAT Translate byte to AL	$111010111100000000000000$	11
LEA Load EA to register	$100011010000000000000000$	6
LDS Load pointer to DS	$110001010000000000000000$	18
LES Load pointer to ES	$110001010000000000000000$	18
LAMF Load AH with flags	$100111110000000000000000$	2
SARF Store AH into flags	$100111110000000000000000$	3
PUSHF Push flags	$100111010000000000000000$	9
POPF Pop flags	$100111010000000000000000$	8

Shaded areas indicate instructions not available in APX 86, 88 microsystems

## Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
<b>ARITHMETIC</b>		
<b>ADD = Add</b>		
Reg memory with register to either	$0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate to register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 0\ 0\ r\ m\ \text{ data data } f\ s\ w\ 0\ 1$	4/16
Immediate to accumulator	$0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>ADC = Add with carry</b>		
Reg memory with register to either	$0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate to register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 1\ 0\ r\ m\ \text{ data data } f\ s\ w\ 0\ 1$	4/16
Immediate to accumulator	$0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>INC = Increment</b>		
Register memory	$1\ 1\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 0\ 0\ r\ m$	3/15
Register	$0\ 1\ 0\ 0\ 0\ \text{reg}$	3
<b>SUB = Subtract</b>		
Reg memory with register to either	$0\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate from register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 1\ 0\ r\ m\ \text{ data data } f\ s\ w\ 0\ 1$	4/16
Immediate from accumulator	$0\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>SBB = Subtract with borrow</b>		
Reg memory with register to either	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate from register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 1\ 1\ r\ m\ \text{ data data } f\ s\ w\ 0\ 1$	4/16
Immediate from accumulator	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>DEC = Decrement</b>		
Register memory	$1\ 1\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 0\ 1\ r\ m$	3/15
Register	$0\ 1\ 0\ 0\ 1\ \text{reg}$	3
<b>CMF = Compare</b>		
Register memory with register	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Register with register memory	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 1\ 1\ r\ m$	3/10
Immediate with register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 1\ 1\ 1\ r\ m\ \text{ data data } f\ s\ w\ 0\ 1$	3/10
Immediate with accumulator	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>NEG = Change sign</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 0\ 1\ 1\ r\ m$	3
<b>AAA = ASCII adjust for add</b>	$0\ 0\ 1\ 1\ 0\ 1\ 1\ 1$	8
<b>DAA = Decimal adjust for add</b>	$0\ 0\ 1\ 1\ 0\ 1\ 1\ 1$	4
<b>AAS = ASCII adjust for subtract</b>	$0\ 0\ 1\ 1\ 1\ 1\ 1\ 1$	7
<b>DAS = Decimal adjust for subtract</b>	$0\ 0\ 1\ 1\ 1\ 1\ 1\ 1$	4
<b>MUL = Multiply (unsigned)</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 1\ 0\ 0\ r\ m$	26-28 35-37 32-34 41-43
Register-Byte		26-28
Register-Word		34-37
Memory-Byte		31-34
Memory-Word		40-43
<b>IMUL = Integer multiply (signed)</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 1\ 0\ 1\ r\ m$	25-28 34-37 31-34 40-43
Register-Byte		25-28
Register-Word		34-37
Memory-Byte		31-34
Memory-Word		40-43
<b>IMUL = Integer immediate multiply (signed)</b>	$0\ 1\ 1\ 0\ 1\ 0\ 0\ 1\ \rightarrow\ \text{mod reg } r\ m\ \text{ data data } f\ s\ w\ 0$	22-25/29-32
<b>DIV = Divide (unsigned)</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 1\ 0\ 0\ r\ m$	29 38 35 44
Register-Byte		29
Register-Word		38
Memory-Byte		35
Memory-Word		44

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems

## Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
<b>ARITHMETIC (Continued)</b>		
<b>IDIV = Integer divide (signed)</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 1\ 1\ 1\ r\ m$	44-52
Register-Byte		44-52
Register-Word		53-61
Memory-Byte		50-58
Memory-Word		59-67
<b>AAM = ASCII adjust for multiply</b>	$1\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ \rightarrow\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 0$	19
<b>AAD = ASCII adjust for divide</b>	$1\ 1\ 0\ 1\ 0\ 1\ 0\ 1\ \rightarrow\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 0$	15
<b>CBW = Convert byte to word</b>	$1\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 1$	2
<b>CWD = Convert word to double word</b>	$1\ 0\ 0\ 1\ 1\ 0\ 0\ 1\ 1$	4
<b>LOGIC</b>		
<b>Shift/Rotate Instructions</b>		
Register Memory by 1	$1\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 1\ 1\ 1\ r\ m$	2/15
Register Memory by CL	$1\ 1\ 0\ 1\ 0\ 0\ 1\ 0\ \rightarrow\ \text{mod } 1\ 1\ 1\ r\ m$	5 + n/17 + n
<b>Rotate Memory by Count</b>	$1\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 1\ 1\ 1\ r\ m\ \text{ count}$	5 + n/17 + n
<b>TTT Instruction</b>		
0 0 0	RCL	
0 0 1	RCL	
0 1 0	RCL	
0 1 1	RCL	
1 0 0	SHL, SAL	
1 0 1	SHL, SAR	
1 1 1	SAR	
<b>AND = And</b>		
Reg memory and register to either	$0\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate to register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 0\ 0\ r\ m\ \text{ data data } f\ s\ w\ 1$	4/16
Immediate to accumulator	$0\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>TEST = And function to flags, no result</b>		
Register memory and register	$1\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate data and register memory	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 0\ 0\ 0\ r\ m\ \text{ data data } f\ s\ w\ 1$	4/10
Immediate data and accumulator	$1\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>OR = Or</b>		
Reg memory and register to either	$0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate to register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 0\ 0\ 1\ r\ m\ \text{ data data } f\ s\ w\ 1$	4/16
Immediate to accumulator	$0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>XOR = Exclusive or</b>		
Reg memory and register to either	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod reg } r\ m$	3/10
Immediate to register memory	$1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \rightarrow\ \text{mod } 1\ 0\ 0\ r\ m\ \text{ data data } f\ s\ w\ 1$	4/16
Immediate to accumulator	$0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ \rightarrow\ \text{data data } f\ s\ w\ 1$	3/4
<b>NOT = Invert register memory</b>	$1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ \rightarrow\ \text{mod } 0\ 1\ 0\ r\ m$	3
<b>STRING MANIPULATION</b>		
<b>MOVB = Move byte word</b>	$1\ 0\ 1\ 0\ 0\ 1\ 0\ 0\ \rightarrow$	14
<b>CMPS = Compare byte word</b>	$1\ 0\ 1\ 0\ 0\ 1\ 1\ 0\ \rightarrow$	22
<b>SCAS = Scan byte word</b>	$1\ 0\ 1\ 0\ 0\ 1\ 1\ 1\ \rightarrow$	15
<b>LODS = Load byte w/d to AL, AX</b>	$1\ 0\ 1\ 0\ 0\ 1\ 1\ 0\ \rightarrow$	12
<b>STOS = Store byte w/d from AL, AX</b>	$0\ 0\ 1\ 0\ 0\ 1\ 1\ 0\ \rightarrow$	10
<b>INS = Input byte/w/d from I/O port</b>	$0\ 1\ 1\ 0\ 1\ 1\ 0\ 0\ \rightarrow$	14
<b>OUTB = Output byte/w/d to I/O port</b>	$0\ 1\ 1\ 0\ 1\ 1\ 1\ 0\ \rightarrow$	14

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems