Technical Brief



The Cyrix®

M II™ processor
delivers optimum
performance
while running
Windows® 98,
Windows 95 and
other operating
systems.

Cyrix[®] M II[™] Processor

Architectural Overview

The Cyrix® MII™ processor operates at higher frequencies than the previous 6x86MX[™] processor. Based on the proven Cyrix 6x86™ processor core and compatible with MMX™ technology, the MII™ CPU is superscalar in that it contains two separate pipelines that allow multiple instructions to be processed at the same time. It features a 64-KByte internal cache, a two-level TLB and a 512-entry BTB. The M II[™] processor also contains a scratchpad RAM feature, supports performance monitoring and allows caching of both SMI code and SMI data. It delivers optimum 16-bit and 32-bit performance while running Windows 98, Windows 95, Windows NT, OS/2® DOS, UNIX® and other operating systems.

The MII™ processor features a superpipelined architecture that increases the number of pipeline stages to reduce timing constraints and increase frequency scalability. Advanced architectural techniques include register renaming, out-of-order completion, data dependency removal, branch prediction and speculative execution. These design innovations eliminate many data dependencies and resource conflicts to achieve higher performance when executing both 16-bit and 32-bit software.

Architectural Features	Cyrix M II™ Processor	Pentium [®] II Processor	Pentium Processor with MMX Technology
MMX Instruction Set	X	Х	Х
Superscalar	х	Х	Х
Superpipelined	х	Х	
Register Renaming	Х	Х	
Data Dependency Removal	Х	Х	
Multi-Branch Prediction	Х	Х	
Speculative Execution	Х	Х	
Out-of-Order Completion	Х	Х	
80-Bit Floating Point Unit	х	Х	Х
Primary Cache (Data+Instruction)	64K (unified)	16K+16K	16K+16K





Dantium

U.S. Product Information

General Sales and Technical Support

800 462 9749 Sales & Technical Support Email: tech_support@cyrix.com

Web: www.cyrix.com/support

Channel Sales and Technical Support


Cyrix Direct Connect (U.S. Channel Program) 800 215 6823 Sales & Literature Orders 800 340 0953 Technical Support Email: direct_connect@cyrix.com Web: www.cyrix.com/channel

International Offices

Contact one of these National Semiconductor offices for information on Cyrix products:

China	86 10 6804 2453
Europe	44 0 1756 702815
Germany	49 8141 351426
Hong Kong	852 2737 1800
India	91 80 559 9467 91 80 509 5075
Japan	81 3 5639 7340
Korea	82 2 3771 6900
Malaysia	60 4 644 9061
Mexico	5 488 0134
Singapore	65 252 5077
South and Central America	55 11 3043 7450
Taiwan	886 2 2521 3288

Cyrix M II™ Processor



Technical Specifications

Clocking	2x, 2.5x, 3x, 3.5x flexible core/bus clock ratios
L1 Cache	64-KByte; write-back; 4-way associative; unified instruction and data; dual port address
Bus	64-bit external data bus; 32-bit pipelined address bus
Pin/Socket	Socket 7 pinout compatible (P55C)
Compatibility	Compatible with MMX [™] technology and x86 operating systems including Windows® 98, Windows NT, Windows, OS/2,® DOS, Solaris, UNIX® and others
Floating Point Unit	80-bit with 64-bit interface; parallel execution; uses x87 instruction set; IEEE-754 compatible
Voltage	2.9V core with 3.3V I/O
Power Management System	Management Mode (SMM); hardware suspend; FPU auto-idle
Burst Order	1-plus-4 or linear burst

For a full technical report, visit the Cyrix Web site at www.cyrix.com.



1273-01-00 © July 1998 Cyrix Corporation. Cyrix is a registered trademark and M II, 6x86MX and 6x86 are trademarks of Cyrix Corporation, a subsidiary of National Semiconductor Corporation. Pentium is a registered trademark and MMX is a trademark of Intel Corporation. All other brand or product names are trademarks or registered trademarks of their respective holders.