

Mobile AMD-K6-2 Processor

Data Sheet

Publication # 21896 Rev: A Amendment/0 Issue Date: January 1999

This document contains information on a product under development at Advanced Micro Devices (AMD). The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Preliminary Information

© 1999 Advanced Micro Devices, Inc. All rights reserved.

Advanced Micro Devices, Inc. ("AMD") reserves the right to discontinue its products, or make changes in its products, at any time without notice.

The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD's products are not designed, intended, authorized, or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or invironmental damage may occur. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products, except as provided in AMD's Terms and Conditions of Sale for such products.

Trademarks

AMD, the AMD logo, K6, 3DNow!, and combinations thereof, and Super7 are trademarks, and AMD-K6 and RISC86 are registered trademarks of Advanced Micro Devices, Inc.

Microsoft, Windows, and Windows NT are registered trademarks of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

1	Mobi	ile AMD-K6 [®] -2 Processor	1
	1.1	Super7 TM Platform Initiative	3
2	Inter	mal Architecture	5
	2.1	Introduction	5
	2.2	Mobile AMD-K6-2 Processor Microarchitecture Overview	5
		Enhanced RISC86® Microarchitecture	6
	2.3	Cache, Instruction Prefetch, and Predecode Bits	
		Cache	
		Prefetching	
	2.4	Predecode Bits	
	2.4	Instruction Fetch	
		Instruction Decode	
	2.5	Centralized Scheduler	
	2.6	Execution Units	
		Register X and Y Pipelines	
	2.7	Branch-Prediction Logic	
		Branch History Table	
		Branch Target Cache	
		Branch Execution Unit	
3	Logic	c Symbol Diagram	21
4	Signa	al Descriptions	2 3
	· ·	-	
5	Mobi	ile AMD-K6-2 Processor Operation	35
	5.1	0.25-Micron Process Technology	35
	5.2	Clock Control	
		Halt State	
		Stop Grant State	
		Stop Glade State	
	5.3	Stop Clock State	
	3.3	Overview	
		SMM Operating Mode and Default Register Values	
		SMM State-Save Area	
		SMM Revision Identifier	
		SMM Base Address	45

Contents

		Halt Restart Slot46I/O Trap Dword46I/O Trap Restart Slot47Exceptions, Interrupts, and Debug in SMM49
6	Signa	d Switching Characteristics
	6.1 6.2	CLK Switching Characteristics
	6.3	Operation
	6.4 6.5	Valid Delay, Float, Setup, and Hold Timings53 Output Delay Timings for 100-MHz Bus Operation54
	6.66.7	Input Setup and Hold Timings for 100-MHz Bus Operation
	6.8 6.9	Input Setup and Hold Timings for 66-MHz Bus Operation
7		rical Data
	7.1 7.2 7.3 7.4 7.5	Operating Ranges69Absolute Ratings69DC Characteristics70Power Dissipation72Power and Grounding73Power Connections73Decoupling Recommendations75Pin Connection Requirements75I/O Buffer Characteristics76Selectable Drive Strength76I/O Buffer Model77I/O Model Application Note78I/O Buffer AC and DC Characteristics78
8	Ther	mal Design
	8.1	Package Thermal Specifications.79Heat Dissipation Path.81Measuring Case Temperature.82
9	Packa	age Specifications 83
	9.1 9.2 9.3	321-Pin Staggered CPGA Package Specification83 360-Pin Model 8 CBGA Package Specification85 360-Pin CBGA Mechanical Specification87

iv Contents



V

21896A/0-January 1999

Mobile AMD-K6®-2 Processor Data Sheet

10	Pin I	Description Diagrams	89
	10.2	360-Pin CBGA Pin Diagrams	. 91
11	Orde	ring Information	95
Indo	v		97

Contents



21896A/0-January 1999

vi Contents

Mobile AMD-K6®-2 Processor Data Sheet

List of Figures

Figure 1.	Mobile AMD-K6-2 Processor Block Diagram	7
Figure 2.	Cache Sector Organization	10
Figure 3.	The Instruction Buffer	. 11
Figure 4.	Mobile AMD-K6-2 Processor Decode Logic	. 12
Figure 5.	Mobile AMD-K6-2 Processor Scheduler	. 15
Figure 6.	Register X and Y Functional Units	17
Figure 7.	Clock Control State Transitions	. 39
Figure 8.	SMM Memory	. 41
Figure 9.	CLK Waveform	. 5 3
Figure 10.	Diagrams Key	65
Figure 11.	Output Valid Delay Timing	65
Figure 12.	Maximum Float Delay Timing	66
Figure 13.	Input Setup and Hold Timing	. 66
Figure 14.	Reset and Configuration Timing	. 67
Figure 15.	TCK Waveform	. 68
Figure 16.	TRST# Timing	. 68
Figure 17.	Test Signal Timing Diagram	. 68
Figure 18.	Suggested Component Placement	. 74
Figure 19.	K6STD Pulldown V/I Curves	. 78
Figure 20.	K6STD Pullup V/I Curves	. 78
Figure 21.	Thermal Model (CBGA Package)	. 80
Figure 22.	Power Consumption vs. Thermal Resistance	. 80
Figure 23.	Processor's Heat Dissipation Path (CBGA Package)	. 81
Figure 24.	Measuring Case Temperature	. 82
Figure 25.	321-Pin Staggered CPGA Package Specification	. 84
Figure 26.	360-Pin CBGA Package Specification	. 86
Figure 27.	Mobile AMD-K6-2 Processor Ball-Side View (CBGA)	. 89
Figure 28.	Mobile AMD-K6-2 Processor Top-Side View (CBGA)	. 90
Figure 29.	Mobile AMD-K6-2 Processor Bottom-Side View (CPGA)	. 91
Figure 30	Mobile AMD-K6-2 Processor Top-Side View (CPGA)	92

List of Figures vii



21896A/0-January 1999

viii List of Figures

Mobile AMD-K6®-2 Processor Data Sheet

List of Tables

Table 1.	Execution Latency and Throughput of Execution Units 16
Table 2.	Input Pin Types32
Table 3.	Output Pin Float Conditions33
Table 4.	Input/Output Pin Float Conditions33
Table 5.	Test Pins
Table 6.	Bus Cycle Definition34
Table 7.	Special Cycles34
Table 8.	Initial State of Registers in SMM
Table 9.	SMM State-Save Area Map
Table 10.	SMM Revision Identifier
Table 11.	I/O Trap Dword Configuration
Table 12.	I/O Trap Restart Slot
Table 13.	CLK Switching Characteristics for 100-MHz Bus Operation 52
Table 14.	CLK Switching Characteristics for 66-MHz Bus Operation 52
Table 15.	Output Delay Timings for 100-MHz Bus Operation54
Table 16.	Input Setup and Hold Timings for 100-MHz Bus Operation 56
Table 17.	Output Delay Timings for 66-MHz Bus Operation58
Table 18.	Input Setup and Hold Timings for 66-MHz Bus Operation 60
Table 19.	RESET and Configuration Signals for 100-MHz Bus Operation
Table 20.	RESET and Configuration Signals for 66-MHz Bus
	Operation
Table 21.	TCK Waveform and TRST# Timing at 25 MHz 64
Table 22.	Test Signal Timing at 25 MHz64
Table 23.	Operating Ranges69
Table 24.	Absolute Ratings69
Table 25.	DC Characteristics
Table 26.	Typical and Maximum Power Dissipation72
Table 27.	A[20:3], ADS#, HITM#, and W/R# Strength Selection 76
Table 28.	Package Thermal Specifications79
Table 29.	321-Pin Staggered CPGA Package Specification 83
Table 30.	360-Pin Model 8 CBGA Package Specification
Table 31.	360-Pin CBGA Mechanical Specification87
Table 32.	Valid Ordering Part Number Combinations

List of Tables ix

21896A/0-January 1999

x List of Tables

Mobile AMD-K6®-2 Processor Data Sheet

Revision History

Date	Rev	Description
Jan 1999	Α	Initial published release.



21896A/0-January 1999

About This Data Sheet

The Mobile AMD-K6[®]-2 Processor Data Sheet is a supplement to the *AMD-K6*[®]-2 *Processor Data Sheet*, order# 21850. When combined, the two data sheets provide the complete specification of the Mobile AMD-K6-2 processor.



21896A/0-January 1999

1 Mobile AMD-K6[®]-2 Processor

- Advanced 6-Issue RISC86[®] Superscalar Microarchitecture
 - Seven parallel specialized execution units
 - Multiple sophisticated x86-to-RISC86 instruction decoders
 - Advanced two-level branch prediction
 - Speculative execution
 - ◆ Out-of-order execution
 - Register renaming and data forwarding
 - Issues up to six RISC86 instructions per clock
- Large On-Chip Split 64-Kbyte Level-One (L1) Cache
 - 32-Kbyte instruction cache with additional predecode cache
 - 32-Kbyte writeback dual-ported data cache
 - ◆ MESI protocol support
- High-Performance IEEE 754-Compatible and 854-Compatible Floating-Point Unit
- Superscalar MMXTM unit supports industry-standard MMX instructions
- 3DNow!TM Technology for high-performance multimeda and 3D graphics capabilities
- Compatible with Super7TM 100 MHz front-side bus or Socket 7 66MHz notebook design
- Ceramic Ball Grid Array (CBGA) and Socket 7-Compatible Ceramic Pin Grid Array (CPGA) Package Options
- Industry-Standard System Management Mode (SMM)
- IEEE 1149.1 Boundary Scan
- Full x86 Binary Software Compatibility
- Low Voltage 0.25-Micron Process Technology

The Mobile AMD-K6®-2 processor is AMD's second generation mobile AMD-K6 processor delivering high performance for notebook PC systems. The Mobile AMD-K6-2 processor is a natural extension of the Mobile AMD-K6 processor and incorporates the same leading-edge features, including the innovative and efficient RISC86 microarchitecture, a large 64-Kbyte level-one cache (32-Kbyte dual-ported data cache, 32-Kbyte instruction cache with predecode data), and a powerful IEEE 754-compatible and 854-compatible floating-point execution unit. In addition, the Mobile AMD-K6-2 incorporates a number of new features, including a superscalar MMX unit, support for a 100 MHz front-side bus, and AMD's innovative 3DNow! technology for high-performance multimedia and 3D graphics operation.

The Mobile AMD-K6-2 processor includes several key features specifically designed for the Mobile market. The processor is implemented using an AMD-developed, state-of-the-art low power 0.25-micron process technology. This process technology features a split-plane design that allows the processor core to operate at a lower voltage while the I/O portion operates at the industry-standard 3.3V level. The 0.25-micron process technology with the split-plane voltage design enables the Mobile AMD-K6-2 processor to deliver excellent portable PC performance solutions while utilizing a lower processor core voltage, which results in lower power consumption and longer battery life. In addition, the Mobile AMD-K6-2 processor includes the complete industry-standard System Management Mode (SMM), which is critical to system resource and power management. The Mobile AMD-K6-2 processor also features the industry-standard Stop-Clock (STPCLK#) control circuitry and the Halt instruction, both required for implementing the ACPI power management specification. Finally, the Mobile AMD-K6-2 processor is offered in either a small, low-profile, lightweight, thermally-efficient, 360-ball Ball Grid Array (CBGA) package that enables thin and light system designs, or a standard Socket 7-compatible, 321-pin Ceramic Pin Grid Array (CPGA) package.

The Mobile AMD-K6-2 processor's RISC86 microarchitecture is a decoupled decode/execution superscalar design that implements state-of-the-art design techniques to achieve leading-edge performance. Advanced design techniques implemented in the Mobile AMD-K6-2 processor include multiple x86 instruction decode, single-clock internal RISC operations, seven execution units that support superscalar operation, out-of-order execution, data forwarding, speculative execution, and register renaming. In addition, the processor supports the industry's most advanced branch prediction logic by implementing an 8192-entry branch history table, the industry's only branch target cache, and a return address stack, which combine to deliver better than a 95% prediction rate. These design techniques enable the Mobile AMD-K6-2 to issue, execute, and retire multiple x86 instructions per clock, resulting in excellent scaleable performance.

AMD's 3DNow! technology is an instruction set extension to x86, that includes 21 new instructions to accelerate 3D graphics and other single precision floating-point compute intensive operations. AMD has already shipped millions of AMD-K6-2 processors with 3DNow! technology for desktop PCs, revolutionizing the 3D experience with up to four times the peak floating-point performance of previous generation solutions. AMD is now bringing this advanced capability to notebook computing, working in conjuction with advanced mobile 3D graphic controllers to reach new levels of realism in mobile computing. With support from Microsoft[®] and the x86 software developer community, a new generation of visually compelling applications is coming to market that support the 3DNow! technology.

The Mobile AMD-K6-2 remains pin compatible with existing Socket 7 notebook solutions, however for maximum system performance, the part works optimally in newer Super7 designs that incorporate advanced features such as support for the 100 MHz front-side bus and AGP graphics.

The Mobile AMD-K6-2 has undergone extensive testing and is compatible with Windows 98, Windows NT® and other leading operating systems. The Mobile AMD-K6-2 is also compatible with more than 60,000 software applications, including the latest 3DNow! technology and MMX software. As the world's second-largest supplier of processors for the Windows environment, AMD has shipped more than 50 million Microsoft Windows compatible processors in the last five years.

The Mobile AMD-K6-2 processor is the next generation in a long line of Microsoft Windows compatible processors from AMD. With its combination of state-of-the-art features, leading-edge performance, high-performance multimedia engine, x86 compatibility, and low-cost infrastructure, the Mobile AMD-K6-2 processor is the superior choice for portable personal computers.

1.1 Super7™ Platform Initiative

AMD and its industry partners are investing in the future of Socket 7 with the new Super7 platform initiative. The goal of the initiative is to maintain the competitive vitality of the Socket 7 infrastructure through a series of planned enhancements, including the development of an industry-standard 100-MHz processor bus protocol. In addition to the 100-MHz processor bus protocol, the Super7 initiative includes the introduction of chipsets that support the AGP specification, and support for a backside L2 cache and frontside L3 cache.

Super7[™] Platform Enhancements:

- 100-MHz processor bus—The Mobile AMD-K6-2 processor supports a 100-MHz, 800 Mbyte/second frontside bus to provide a high-speed interface to Super7 platform-based chipsets. The 100-MHz interface to the frontside Level 2 (L2) cache and main system memory speeds up access to the frontside cache and main memory by 50 percent over the 66-MHz Socket 7 interface—a significant increase in system performance that is potentially equivalent to a jump of up to two processor speed grades.
- Accelerated graphics port support—AGP improves the performance of mid-range PCs that have small amounts of video memory on the graphics card. The industry-standard AGP specification enables a 133-MHz graphics interface and will scale to even higher levels of performance.
- Support for backside L2 and frontside L3 cache—The Super7 platform has the 'headroom' to support higher-performance AMD-K6 processors, with clock speeds scaling to 400 MHz and beyond. Future versions of the AMD-K6 processor are planned to feature a full-speed, on-chip backside 256-Kbyte L2 cache designed to deliver new levels of system performance to notebook PC systems. These versions of the processor are also planned to support an optional 100-MHz frontside L3 cache for even higher-performance system configurations.

Mobile AMD-K6®-2 Processor Data Sheet

21896A/0-January 1999

2 Internal Architecture

2.1 Introduction

The Mobile AMD-K6-2 processor implements advanced design techniques known as the RISC86 microarchitecture. The RISC86 microarchitecture is a decoupled decode/execution design approach that yields superior sixth-generation performance for x86-based software. This chapter describes the techniques used and the functional elements of the RISC86 microarchitecture.

2.2 Mobile AMD-K6®-2 Processor Microarchitecture Overview

When discussing processor design, it is important to understand the terms architecture, microarchitecture, and design implementation. The term architecture refers to the instruction set and features of a processor that are visible to software programs running on the processor. The architecture determines what software the processor can run. The architecture of the Mobile AMD-K6-2 processor is the industry-standard x86 instruction set.

The term *microarchitecture* refers to the design techniques used in the processor to reach the target cost, performance, and functionality goals. The Mobile AMD-K6-2 is based on a sophisticated RISC core known as the Enhanced RISC86 microarchitecture. The Enhanced RISC86 microarchitecture is an advanced, second-order decoupled decode/execution design approach that enables industry-leading performance for x86-based software.

The term *design implementation* refers to the actual logic and circuit designs from which the processor is created according to the microarchitecture specifications.

21896A/0-January 1999

Enhanced RISC86® Microarchitecture

The Enhanced RISC86 microarchitecture defines the characteristics of the Mobile AMD-K6-2 processor. The innovative RISC86 microarchitecture approach implements the x86 instruction set by internally translating x86 instructions into RISC86 operations. These RISC86 operations were specially designed to include direct support for the x86 instruction set while observing the RISC performance principles of fixed length encoding, regularized instruction fields, and a large register set. The Enhanced RISC86 microarchitecture used in the Mobile AMD-K6-2 processor enables higher processor core performance and promotes straightforward extensibility in future designs. Instead of directly executing complex x86 instructions, which have lengths of 1 to 15 bytes, the Mobile AMD-K6-2 executes the simpler and easier fixed-length RISC86 opcodes, while maintaining the instruction coding efficiencies found in x86 programs.

The Mobile AMD-K6-2 processor contains parallel decoders, a centralized RISC86 operation scheduler, and seven execution units that support superscalar operation—multiple decode, execution, and retirement—of x86 instructions. These elements are packed into an aggressive and highly efficient six-stage pipeline.

Mobile AMD-K6®-2 Processor Block Diagram. As shown in Figure 1 on page 7, the high-performance, out-of-order execution engine of the Mobile AMD-K6-2 processor is mated to a split level-one 64-Kbyte writeback cache with 32 Kbytes of instruction cache and 32 Kbytes of data cache. The instruction cache feeds the decoders and, in turn, the decoders feed the scheduler. The Instruction Control Unit (ICU) issues and retires RISC86 operations contained in the scheduler. The system bus interface is an industry-standard 64-bit Super7 and Socket 7 demultiplexed bus.

The Mobile AMD-K6-2 processor combines the latest in processor microarchitecture to provide the highest x86 performance for today's personal computers. The Mobile AMD-K6-2 offers true sixth-generation performance and x86 binary software compatibility.




Figure 1. Mobile AMD-K6®-2 Processor Block Diagram

Decoders. Decoding of the x86 instructions begins when the on-chip instruction cache is filled. Predecode logic determines the length of an x86 instruction on a byte-by-byte basis. This predecode information is stored, along with the x86 instructions, in the instruction cache, to be used later by the decoders. The decoders translate on-the-fly, with no additional latency, up to two x86 instructions per clock into RISC86 operations.

Note: In this chapter, "clock" refers to a processor clock.

The Mobile AMD-K6-2 processor categorizes x86 instructions into three types of decodes—short, long and vector. The decoders process either two short, one long, or one vector decode at a time. The three types of decodes have the following characteristics:

■ Short decodes—x86 instructions that are up to seven bytes long

- Long decodes—x86 instructions less than or equal to 11 bytes long
- Vector decodes—complex x86 instructions

Short and long decodes are processed completely within the decoders. Vector decodes are started by the decoders and then completed by fetched sequences from an on-chip ROM. After decoding, the RISC86 operations are delivered to the scheduler for dispatching to the execution units.

Scheduler/Instruction Control Unit. The centralized scheduler or buffer is managed by the ICU. The ICU buffers and manages up to 24 RISC86 operations at a time. This equals from 6 to 12 x86 instructions. This buffer size (24) is perfectly matched to the processor's six-stage RISC86 pipeline and seven parallel execution units. The scheduler accepts as many as four RISC86 operations at a time from the decoders. The ICU is capable of simultaneously issuing up to six RISC86 operations at a time to the execution units. This consists of the following types of operations:

- Memory load operation
- Memory store operation
- Complex integer or MMX register operation
- Simple integer register operation
- Floating-point register operation
- Branch condition evaluation

Registers. When managing the 24 RISC86 operations, the ICU uses 69 physical registers contained within the RISC86 microarchitecture. 48 of the physical registers are located in a general register file and are grouped as 24 committed or architectural registers plus 24 rename registers. The 24 architectural registers consist of 16 scratch registers and 8 registers that correspond to the x86 general-purpose registers—EAX, EBX, ECX, EDX, EBP, ESP, ESI, and EDI. There is an analogous set of registers specifically for MMX and 3DNow! operations. There are 9 MMX/3DNow! committed or architectural registers plus 12 MMX/3DNow! rename registers. The 9 MMX/3DNow! architectural registers consist of one scratch register and 8 registers that correspond to the MMXTM registers (mm0-mm7). For more detailed information, see the 3DNow!TM Technology Manual, order# 21928.

Branch Logic. The Mobile AMD-K6-2 processor is designed with highly sophisticated dynamic branch logic consisting of the following:

- Branch history/Prediction table
- Branch target cache
- Return address stack

The Mobile AMD-K6-2 processor implements a two-level branch prediction scheme based on an 8192-entry branch history table. The branch history table stores prediction information that is used for predicting conditional branches. Because the branch history table does not store predicted target addresses, special address ALUs calculate target addresses on-the-fly during instruction decode. The branch target cache augments predicted branch performance by avoiding a one clock cache-fetch penalty. This specialized target cache does this by supplying the first 16 bytes of target instructions to the decoders when branches are predicted. The return address stack is a unique device specifically designed for optimizing CALL and RETURN pairs. In summary, the Mobile AMD-K6-2 uses dynamic branch logic to minimize delays due to the branch instructions that are common in x86 software.

3DNow!™ Technology. AMD has taken a lead role in improving the multimedia and 3D capabilities of the x86 processor family with the introduction of 3DNow! technology, which uses a packed, single-precision, floating-point data format and Single Instruction Multiple Data (SIMD) operations also found in the MMX technology model.

2.3 Cache, Instruction Prefetch, and Predecode Bits

The writeback level-one cache on the Mobile AMD-K6-2 processor is organized as a separate 32-Kbyte instruction cache and a 32-Kbyte data cache with two-way set associativity. The cache line size is 32 bytes and lines are prefetched from main memory using an efficient pipelined burst transaction. As the instruction cache is filled, each instruction byte is analyzed for instruction boundaries using predecoding logic. Predecoding annotates each instruction byte with information that later enables the decoders to efficiently decode multiple instructions simultaneously.

21896A/0-January 1999

Cache

The processor cache design takes advantage of a sectored organization (see Figure 2). Each sector consists of 64 bytes configured as two 32-byte cache lines. The two cache lines of a sector share a common tag but have separate pairs of MESI (Modified, Exclusive, Shared, Invalid) bits that track the state of each cache line.

Tag	Cache Line 0	Byte 31	Predecode Bits	Byte 30	Predecode Bits	 	Byte 0	Predecode Bits	MESI Bits
Address	Cache Line 1	Byte 31	Predecode Bits	Byte 30	Predecode Bits	 	Byte 0	Predecode Bits	MESI Bits

Figure 2. Cache Sector Organization

Two forms of cache misses and associated cache fills can take place—a sector replacement and a cache line replacement. In the case of a sector replacement, the miss is due to a tag mismatch, in which case the required cache line is filled from external memory, and the cache line within the sector that was not required is marked as invalid. In the case of a cache line replacement, the address matches the tag, but the requested cache line is marked as invalid. The required cache line is filled from external memory, and the cache line within the sector that is not required remains in the same cache state.

Prefetching

The Mobile AMD-K6-2 processor performs cache prefetching for sector replacements only—as opposed to cache line replacements. This cache prefetching results in the filling of the required cache line first, and a prefetch of the second cache line. From the perspective of the external bus, the two cache-line fills typically appear as two 32-byte burst read cycles occurring back-to-back or, if allowed, as pipelined cycles. The 3DNow! technology includes a new instruction called PREFETCH that allows a cache line to be prefetched into the data cache. For more detailed information, see the 3DNow!TM Technology Manual, order# 21928.

Predecode Bits

Decoding x86 instructions is particularly difficult because the instructions are variable in length (1 to 15 bytes). Predecode logic supplies the predecode bits associated with each instruction byte. The predecode bits indicate how many bytes to the start of the next x86 instruction. The predecode bits are stored in an extended instruction cache alongside each x86 instruction byte as shown in Figure 2 on page 10. The predecode bits are passed with the instruction bytes to the decoders where they assist with parallel x86 instruction decoding.

2.4 Instruction Fetch and Decode

Instruction Fetch

The processor can fetch up to 16 bytes per clock out of the instruction cache or branch target cache. The fetched information is placed into a 16-byte instruction buffer that feeds directly into the decoders (see Figure 3). Fetching can occur along a single execution stream with up to seven outstanding branches taken.

The instruction fetch logic is capable of retrieving any 16 contiguous bytes of information within a 32-byte boundary. There is no additional penalty when the 16 bytes of instructions lie across a cache line boundary. The instruction bytes are loaded into the instruction buffer as they are consumed by the decoders. Although instructions can be consumed with byte granularity, the instruction buffer is managed on a memory-aligned word (2 bytes) organization. Therefore, instructions are loaded and replaced with word granularity. When a control transfer occurs—such as a JMP instruction—the entire instruction buffer is flushed and reloaded with a new set of 16 instruction bytes.




Figure 3. The Instruction Buffer

21896A/0-January 1999

Instruction Decode

The Mobile AMD-K6-2 processor decode logic is designed to decode multiple x86 instructions per clock (see Figure 4). The decode logic accepts x86 instruction bytes and their predecode bits from the instruction buffer, locates the actual instruction boundaries, and generates RISC86 operations from these x86 instructions.

RISC86 operations are fixed-format internal instructions. Most RISC86 operations execute in a single clock. RISC86 operations are combined to perform every function of the x86 instruction set. Some x86 instructions are decoded into as few as zero RISC86 opcodes—for instance a NOP—or one RISC86 operation—a register-to-register add. More complex x86 instructions are decoded into several RISC86 operations.




Figure 4. Mobile AMD-K6[®]-2 Processor Decode Logic

The Mobile AMD-K6-2 processor uses a combination of decoders to convert x86 instructions into RISC86 operations. The hardware consists of three sets of decoders—two parallel short decoders, one long decoder, and one vector decoder. The two parallel short decoders translate the most commonly-used x86 instructions (moves, shifts, branches, ALU, FPU) and the extensions to the x86 instruction set (MMX and 3DNow! technology) into zero, one, or two RISC86 operations each. The short decoders only operate on x86 instructions that are up to seven bytes long. In addition, they are designed to decode up to two x86 instructions per clock. The commonly-used x86 instructions that are greater than seven bytes but not more than 11 bytes long, and semi-commonly-used x86 instructions that are up to seven bytes long are handled by the long decoder.

The long decoder only performs one decode per clock and generates up to four RISC86 operations. All other translations (complex instructions, serializing conditions, interrupts and exceptions, etc.) are handled by a combination of the vector decoder and RISC86 operation sequences fetched from an on-chip ROM. For complex operations, the vector decoder logic provides the first set of RISC86 operations and a vector (initial ROM address) to a sequence of further RISC86 operations. The same types of RISC86 operations are fetched from the ROM as those that are generated by the hardware decoders.

Note: Although all three sets of decoders are simultaneously fed a copy of the instruction buffer contents, only one of the three types of decoders is used during any one decode clock.

The decoders or the RISC86 sequencer always generate a group of four RISC86 operations. For decodes that cannot fill the entire group with four RISC86 operations, RISC86 NOP operations are placed in the empty locations of the grouping. For example, a long-decoded x86 instruction that converts to only three RISC86 operations is padded with a single RISC86 NOP operation and then passed to the scheduler. Up to six groups or 24 RISC86 operations can be placed in the scheduler at a time.

All of the common, and a few of the uncommon, floating-point instructions (also known as ESC instructions) are hardware decoded as short decodes. This decode generates a RISC86 floating-point operation and, optionally, an associated floating-point load or store operation. Floating-point or ESC instruction decode is only allowed in the first short decoder, but

non-ESC instructions, excluding MMX instructions, can be decoded simultaneously by the second short decoder along with an ESC instruction decode in the first short decoder.

All of the MMX and 3DNow! instructions, with the exception of the EMMS, FEMMS, and PREFETCH instructions, are hardware decoded as short decodes. The MMX instruction decode generates a RISC86 MMX operation and, optionally, an associated MMX load or store operation. A 3DNow! instruction decode generates a RISC86 3DNow! operation and, optionally, an associated load or store operation. MMX and 3DNow! instructions can be decoded in either or both of the short decoders.

2.5 Centralized Scheduler

The scheduler is the heart of the Mobile AMD-K6-2 processor (see Figure 5 on page 15). It contains the logic necessary to manage out-of-order execution, data forwarding, register renaming, simultaneous issue and retirement of multiple RISC86 operations, and speculative execution. The scheduler's buffer can hold up to 24 RISC86 operations. This equates to a maximum of 12 x86 instructions. When possible, the scheduler can simultaneously issue a RISC86 operation to any available execution unit (store, load, branch, integer, integer/multimedia, or floating-point). In total, the scheduler can issue up to six and retire up to four RISC86 operations per clock.

The main advantage of the scheduler and its operation buffer is the ability to examine an x86 instruction window equal to 12 x86 instructions at one time. This advantage is due to the fact that the scheduler operates on the RISC86 operations in parallel and allows the Mobile AMD-K6-2 processor to perform dynamic on-the-fly instruction code scheduling for optimized execution. Although the scheduler can issue RISC86 operations for out-of-order execution, it always retires x86 instructions in order.




Figure 5. Mobile AMD-K6®-2 Processor Scheduler

2.6 Execution Units

The Mobile AMD-K6-2 processor contains ten parallel execution units—store, load, integer X ALU, integer Y ALU, MMX ALU (X), MMX ALU (Y), MMX/3DNow! multiplier, 3DNow! ALU, floating-point, and branch condition. Each unit is independent and capable of handling the RISC86 operations. Table 1 on page 16 details the execution units, functions performed within these units, operation latency, and operation throughput.

The store and load execution units are two-stage pipelined designs. The store unit performs data writes and register calculation for LEA/PUSH. Data memory and register writes from stores are available after one clock. Store operations are held in a store queue prior to execution. From there, they execute in order. The load unit performs data memory reads. Data is available from the load unit after two clocks.

The Integer X execution unit can operate on all ALU operations, multiplies, divides (signed and unsigned), shifts, and rotates.

The Integer Y execution unit can operate on the basic word and doubleword ALU operations—ADD, AND, CMP, OR, SUB, XOR, zero-extend and sign-extend operands.

Table 1. Execution Latency and Throughput of Execution Units

Functional Unit	Function	Latency	Throughput
Store	LEA/PUSH, Address (Pipelined)	1	1
Store	Memory Store (Pipelined)	1	1
Load	Memory Loads (Pipelined)	2	1
	Integer ALU	1	1
Integer X	Integer Multiply	2-3	2-3
	Integer Shift	1	1
Multimedia	MMX ALU	1	1
(processes	MMX Shifts, Packs, Unpack	1	1
MMX instructions)	MMX Multiply	2	1
Integer Y	Basic ALU (16-bit and 32-bit operands)	1	1
Branch	Resolves Branch Conditions	1	1
FPU	FADD, FSUB, FMUL	2	2
	3DNow! ALU	2	1
3DNow!	3DNow! Multiply	2	1
	3DNow! Convert	2	1

Register X and Y Pipelines

The functional units that execute MMX and 3DNow! instructions share pipeline control with the Integer X and Integer Y units.

The register X and Y functional units are attached to the issue bus for the register X execution pipeline or the issue bus for the register Y execution pipeline or both. Each register pipeline has dedicated resources that consist of an integer execution unit and an MMX ALU execution unit, therefore allowing superscalar operation on integer and MMX instructions. In addition, both the X and Y issue buses are connected to the 3DNow! ALU, the MMX/3DNow! multiplier and MMX shifter, which allows the appropriate RISC86 operation to be issued through either bus. Figure 6 on page 17 shows the details of the X and Y register pipelines.




Figure 6. Register X and Y Functional Units

The branch condition unit is separate from the branch prediction logic in that it resolves conditional branches such as JCC and LOOP after the branch condition has been evaluated.

2.7 Branch-Prediction Logic

Sophisticated branch logic that can minimize or hide the impact of changes in program flow is designed into the Mobile AMD-K6-2 processor. Branches in x86 code fit into two categories—unconditional branches, which always change program flow (that is, the branches are always taken) and conditional branches, which may or may not divert program flow (that is, the branches are taken or not-taken). When a conditional branch is not taken, the processor simply continues decoding and executing the next instructions in memory.

Typical applications have up to 10% of unconditional branches and another 10% to 20% conditional branches. The Mobile AMD-K6-2 processor branch logic has been designed to handle

this type of program behavior and its negative effects on instruction execution, such as stalls due to delayed instruction fetching and the draining of the processor pipeline. The branch logic contains an 8192-entry branch history table, a 16-entry by 16-byte branch target cache, a 16-entry return address stack, and a branch execution unit.

Branch History Table

The Mobile AMD-K6-2 processor handles unconditional branches without any penalty by redirecting instruction fetching to the target address of the unconditional branch. However, conditional branches require the use of the dynamic branch-prediction mechanism built into the Mobile AMD-K6-2. A two-level adaptive history algorithm is implemented in an 8192-entry branch history table. This table stores executed branch information, predicts individual branches, and predicts the behavior of groups of branches. To accommodate the large branch history table, the Mobile AMD-K6-2 processor does not store predicted target addresses. Instead, the branch target addresses are calculated on-the-fly using ALUs during the decode stage. The adders calculate all possible target addresses before the instructions are fully decoded and the processor chooses which addresses are valid.

Branch Target Cache

To avoid a one clock cache-fetch penalty when a branch is predicted taken, a built-in branch target cache supplies the first 16 bytes of instructions directly to the instruction buffer (assuming the target address hits this cache). (See Figure 3 on page 11.) The branch target cache is organized as 16 entries of 16 bytes. In total, the branch prediction logic achieves branch prediction rates greater than 95%.

Return Address Stack

The return address stack is a special device designed to optimize CALL and RET pairs. Software is typically compiled with subroutines that are frequently called from various places in a program. This is usually done to save space. Entry into the subroutine occurs with the execution of a CALL instruction. At that time, the processor pushes the address of the next instruction in memory following the CALL instruction onto the stack (allocated space in memory). When the processor encounters a RET instruction (within or at the end of the subroutine), the branch logic pops the address from the stack and begins fetching from that location. To avoid the latency of main memory accesses during CALL and RET operations, the return address stack caches the pushed addresses.

21896A/0-January 1999

Mobile AMD-K6[®]-2 Processor Data Sheet

Branch Execution Unit


The branch execution unit enables efficient speculative execution. This unit gives the processor the ability to execute instructions beyond conditional branches before knowing whether the branch prediction was correct. The Mobile AMD-K6-2 processor does not permanently update the x86 registers or memory locations until all speculatively executed conditional branch instructions are resolved. When a prediction is incorrect, the processor backs out to the point of the mispredicted branch instruction and restores all registers. The Mobile AMD-K6-2 processor can support up to seven outstanding branches.



Mobile AMD-K6®-2 Processor Data Sheet

21896A/0-January 1999

3 Logic Symbol Diagram



Note:

The voltage detection pins are only supported in the CPGA package. They are not supported in the CBGA package.



Mobile AMD-K6®-2 Processor Data Sheet

21896A/0-January 1999

4 Signal Descriptions

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
A20M#	V09/AK-08	Input	Address Bit 20 Mask
			A20M# is used to simulate the behavior of the 8086 when it is running in Real mode. The assertion of A20M# causes the processor to force bit 20 of the physical address to 0 prior to accessing the cache or driving out a memory bus cycle. The clearing of address bit 20 maps addresses that wrap above 1 Mbyte to addresses below 1 Mbyte.
A[31:3]	See "Pin	A31-A5: Bidirectional	Address Bus
	Designations by Functional Grouping" on page 93.	A4-A3: Output	A[31:3] contains the physical address for the current bus cycle. The processor drives addresses on A[31:3] during memory and I/O cycles, and cycle definition information during special bus cycles. The processor samples addresses on A[31:5] during inquire cycles.
ADS#	P03/AJ-05	Output	Address Strobe
			The assertion of ADS# indicates the beginning of a new bus cycle. The address bus and all cycle definition signals corresponding to this bus cycle are driven valid off the same clock edge as ADS#.
ADSC#	W07/AM-02	Output	Address Strobe Copy
			ADSC# has the identical function and timing as ADS#. In the event ADS# becomes too heavily loaded due to a large fanout in a system, ADSC# can be used to split the load across two outputs, which improves timing.
AHOLD	H19/V-04	Input	Address Hold
			AHOLD can be asserted by the system to initiate one or more inquire cycles. To allow the system to drive the address bus during an inquire cycle, the processor floats A[31:3] and AP off the clock edge on which AHOLD is sampled asserted. The data bus and all other control and status signals remain under the control of the processor and are not floated.
AP	N02/AK-02	Bidirectional	Address Parity
			AP contains the even parity bit for cache line addresses driven and sampled on A[31:5]. The term <i>even parity</i> means that the total number of 1 bits on AP and A[31:5] is even. (A4 and A3 are not used for the generation or checking of address parity because these bits are not required to address a cache line.)

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and	Summary			
APCHK#	R03/AE-05	Output	Address Parity Check				
			If the processor detects an addre cycle, APCHK# is asserted for one	ess parity error during an inquire e clock.			
BE[7:0]#	See "Pin	Output	Byte Enables				
	Designations by Functional Grouping" on page 93.		during a write cycle and the req	or to indicate the valid data bytes quested data bytes during a read respond to the eight bytes of the			
			■ BE7#: D[63:56]	■ BE3#: D[31:24]			
			■ BE6#: D[55:48]	■ BE2#: D[23:16]			
			■ BE5#: D[47:40]	■ BE1#: D[15:8]			
			■ BE4#: D[39:32]	■ BE0#: D[7:0]			
			The byte enables are also used to distinguish between special bus cycles as defined in Table 7 on page 34.				
BF[2:0]	See "Pin	Inputs,	Bus Frequency				
	Designations by Functional Grouping" on page 93.	Internal Pullups	BF[2:0] determine the internal operating frequency of the processor. The frequency of the CLK input signal is multiplicated internally by a ratio determined by the state of these signals as shown below:				
			State of	Processor-Clock to			
			BF[2:0] Inputs	Bus-Clock Ratio			
			100b	2.5x			
			101b	3.0x			
			111b	3.5x			
			010b	4.0x			
			000b	4.5x			
			001b	5.0x			
			011b	5.5x			
			110b	6.0x			
	BF[2:0] have weak internal pullups and default to unconnected.						

Mobile AMD-K6®-2 Processor Data Sheet

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary		
BOFF#	J18/Z-04	Input	Backoff		
			If BOFF# is sampled asserted, the processor unconditionally aborts any cycles in progress and transitions to a bus hold state by floating the following signals: A[31:3], ADS#, ADSC#, AP, BE[7:0]#, CACHE#, D[63:0], D/C#, DP[7:0], LOCK#, M/IO#, PCD, PWT, SCYC, and W/R#. These signals remain floated until BOFF# is sampled negated. This allows an alternate bus master or the system to control the bus.		
BRDY#	K03/X-04	Input,	Burst Ready		
		Internal Pullup	BRDY# is asserted to the processor by system logic to indicate either that the data bus is being driven with valid data during a read cycle or that the data bus has been latched during a write cycle. BRDY# is also used to indicate the completion of special bus cycles.		
BRDYC#	M01/Y-03	Input,	Burst Ready Copy		
		Internal Pullup	BRDYC# has the identical function as BRDY#. In the event BRDY# becomes too heavily loaded due to a large fanout in a system, BRDYC# can be used to reduce this loading, which improves timing. In addition, BRDYC# is sampled when RESET is negated to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#.		
BREQ	W03/AJ-01	Output	Bus Request		
			BREQ is asserted by the processor to request the bus in order to complete an internally pending bus cycle. The system logic can use BREQ to arbitrate among the bus participants.		
CACHE#	T03/U-03	Output	Cacheable Access		
			For reads, CACHE# is asserted to indicate the cacheability of the current bus cycle. For write cycles, CACHE# is asserted to indicate the current bus cycle is a modified cache-line writeback.		
CLK	W10/AK-18	Input	Clock		
			The CLK signal is the bus clock for the processor and is the reference for all signal timings under normal operation.		
D/C#	W04/AK-04	Output	Data/Code		
			The processor drives D/C# during a memory bus cycle to indicate whether it is addressing data or executable code. D/C# is also used to define other bus cycles, including interrupt acknowledge and special cycles.		

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary			
D[63:0]	See "Pin	Bidirectional	Data Bus			
	Designations by Functional Grouping" on page 93.		D[63:0] represent the processor's 64-bit data bus. Each of the eight bytes of data that comprise this bus is qualified by a corresponding byte enable.			
DP[7:0]	See "Pin	Bidirectional	Data Parity			
	Designations by Functional Grouping" on page 93.		DP[7:0] are even parity bits for each valid byte of data—as defined by BE[7:0]#—driven and sampled on the D[63:0] data bus. If the processor detects bad parity on any valid byte of data during a read cycle, PCHK# is asserted.			
			The eight data parity bits correspond to the eight bytes of the data bus as follows:			
			■ DP7: D[63:56] ■ DP3: D[31:24]			
			■ DP6: D[55:48] ■ DP2: D[23:16]			
			■ DP5: D[47:40] ■ DP1: D[15:8]			
			■ DP4: D[39:32] ■ DP0: D[7:0]			
			For systems that do not support data parity, $DP[7:0]$ should be connected to V_{CC3} through pullup resistors.			
EADS#	U11/AM-04	Input	External Address Strobe			
			System logic asserts EADS# during a cache inquire cycle to indicate that the address bus contains a valid address.			
EWBE#	U03/W-03	Input	External Write Buffer Empty			
			The system logic can negate EWBE# to the processor to indicate that its external write buffers are full and that additional data cannot be stored at this time. This causes the processor to delay the following activities until EWBE# is sampled asserted:			
			■ The commitment of write hit cycles to cache lines in the modified state or exclusive state in the processor's cache			
			■ The decode and execution of an instruction that follows a currently-executing serializing instruction			
			■ The assertion or negation of SMIACT#			
			■ The entering of the Halt state and the Stop Grant state			
FERR#	L03/Q-05	Output	Floating-Point Error			
			The assertion of FERR# indicates the occurrence of an unmasked floating-point exception resulting from the execution of a floating-point instruction.			

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
FLUSH#	U13/AN-07	Input	Cache Flush
			In response to sampling FLUSH# asserted, the processor writes back any data cache lines that are in the modified state, invalidates all lines in the instruction and data caches, and then executes a flush acknowledge special cycle. In addition, FLUSH# is sampled when RESET is negated to determine if the processor enters Tri-State Test mode.
HIT#	V08/AK-06	Output	Inquire Cycle Hit
			The processor asserts HIT# during an inquire cycle to indicate that the cache line is valid within the processor's internal instruction or data cache (also known as a cache hit).
HITM#	U10/AL-05	Output	Inquire Cycle Hit To Modified Line
			The processor asserts HITM# during an inquire cycle to indicate that the cache line exists in the processor's data cache in the modified state. The processor performs a writeback cycle as a result of this cache hit.
HLDA	P02/AJ-03	Output	Hold Acknowledge
			When HOLD is sampled asserted, the processor completes the current bus cycles, floats the processor bus, and asserts HLDA in an acknowledgment that these events have been completed. The following signals are floated when HLDA is asserted: A[31:3], ADS#, ADSC#, AP, BE[7:0]#, CACHE#, D[63:0], D/C#, DP[7:0], LOCK#, M/IO#, PCD, PWT, SCYC, and W/R#.
HOLD	J07/AB-04	Input	Bus Hold Request
			The system logic can assert HOLD to gain control of the processor's bus. When HOLD is sampled asserted, the processor completes the current bus cycles, floats the processor bus, and asserts HLDA in an acknowledgment that these events have been completed.
IGNNE#	V12/AA-35	Input	Ignore Numeric Exception
			IGNNE# is used by external logic to control the effect of an unmasked floating-point exception. Under certain circumstances, if IGNNE# is sampled asserted, the processor ignores the floating-point exception.

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
INIT	V15/AA-33	Input	Initialization
			The assertion of INIT causes the processor to flush its pipelines, to initialize most of its internal state, and to branch to address FFFF_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, model-specific registers, the CD and NW bits of the CR0 register, and other specific internal resources.
INTR	V13/AD-34	Input	Maskable Interrupt
			INTR is the system's maskable interrupt input to the processor. When the processor samples and recognizes INTR asserted, the processor executes a pair of interrupt acknowledge bus cycles and then jumps to the interrupt service routine specified by the interrupt number that was returned during the interrupt acknowledge sequence.
INV	T02/U-05	Input	Invalidation Request
			During an inquire cycle, the state of INV determines whether an addressed cache line that is found in the processor's instruction or data cache transitions to the invalid state or the shared state.
KEN#	M02/W-05	Input	Cache Enable
			If KEN# is sampled asserted, it indicates that the address presented by the processor is cacheable. Otherwise, a single-transfer cycle is executed and the processor does not cache the data. KEN# is ignored during writebacks.
LOCK#	P01/AH-04	Output	Bus Lock
			The processor asserts LOCK# during a sequence of bus cycles to ensure that the cycles are completed without allowing other bus masters to intervene.
M/IO#	N01/T-04	Output	Memory or I/O
			The processor drives M/IO# during a bus cycle to indicate whether it is addressing the memory or I/O space. M/IO# is used to define other bus cycles, including interrupt acknowledge and special cycles.
NA#	T01/Y-05	Input	Next Address
			System logic asserts NA# to indicate to the processor that it is ready to accept another address pipelined into the previous bus cycle.

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
NMI	V14/AC-33	Input	Non-Maskable Interrupt
			When NMI is sampled asserted, the processor jumps to the interrupt service routine defined by interrupt number 02h. Unlike the INTR signal, software cannot mask the effect of NMI if it is sampled asserted by the processor.
PCD	U07/AG-05	Output	Page Cache Disable
			The processor drives PCD to indicate the operating system's specification of cacheability for the page being addressed. System logic can use PCD to control external caching.
PCHK#	M03/AF-04	Output	Parity Check
			The processor asserts PCHK# during read cycles if it detects an even parity error on one or more valid bytes of D[63:0] during a read cycle.
PWT	V07/AL-03	Output	Page Writethrough
			The processor drives PWT to indicate the operating system's specification of the writeback state or writethrough state for the page being addressed. PWT, together with WB/WT#, specifies the data cache-line state during cacheable read misses and write hits to shared cache lines.
RESET	H18/AK-20	Input	Reset
			When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state including its pipelines and caches, the floating-point state, the MMX state, and all registers, and then the processor jumps to address FFFF_FFF0h to start instruction execution.
			The signals BRDYC# and FLUSH# are sampled during the falling transition of RESET to select the drive strength of selected output signals and to invoke the Tri-State Test mode, respectively.
RSVD	See "Pin	_	Reserved
	Designations by Functional Grouping" on		Reserved signals are a special class of pins on the CPGA package that can be treated in one of the following ways:
	page 93.		 As no-connect (NC) pins, in which case these pins are left unconnected
			■ As pins connected to the system logic as defined by the industry-standard Pentium processor interface (Socket 7)
			Any combination of NC and Socket 7 pins

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary		
SCYC	W15/AL-17	Output	Split Cycle		
			The processor asserts SCYC during misaligned, locked transfers on the D[63:0] data bus.		
SMI#	U14/AB-34	Input,	System Management Interrupt		
		Internal Pullup	The assertion of SMI# causes the processor to enter System Management Mode (SMM). Upon recognizing SMI#, the processor performs the following actions, in the order shown:		
			1. Flushes its instruction pipelines.		
			2. Completes all pending and in-progress bus cycles.		
			3. Acknowledges the interrupt by asserting SMIACT#.		
			4. Saves the internal processor state in SMM memory.		
			5. Disables interrupts.		
			6. Jumps to the entry point of the SMM service routine.		
SMIACT#	U01/AG-03	Output	System Management Interrupt Active		
			The processor acknowledges the assertion of SMI# with the assertion of SMIACT# to indicate that the processor has entered System Management Mode (SMM).		
STPCLK#	K18/V-34	Input,	Stop Clock		
		Internal Pullup	The assertion of STPCLK# causes the processor to enter the Stop Grant state, during which the processor's internal clock is stopped. From the Stop Grant state, the processor can subsequently transition to the Stop Clock state, in which the bus clock CLK is stopped. Upon recognizing STPCLK#, the processor performs the following actions, in the order shown:		
			1. Flushes its instruction pipelines.		
			2. Completes all pending and in-progress bus cycles.		
			3. Acknowledges the STPCLK# assertion by executing a Stop Grant special bus cycle (see Table 7 on page 34).		
			4. Stops its internal clock after BRDY# of the Stop Grant special bus cycle is sampled asserted and after EWBE# is sampled asserted.		
			5. Enters the Stop Clock state if the system logic stops the bus clock CLK (optional).		
TCK	D18/M-34	Input,	Test Clock		
		Internal Pullup	TCK is the clock for boundary-scan testing using the Test Access Port (TAP).		

Mobile AMD-K6®-2 Processor Data Sheet

Signal Name	Pin Location CBGA/CPGA	Pin Attribute	Name and Summary
TDI	E17/N-35	Input,	Test Data Input
		Internal Pullup	TDI is the serial test data and instruction input for boundary-scan testing using the Test Access Port (TAP).
TDO	D19/N-33	Output	Test Data Output
			TDO is the serial test data and instruction output for boundary-scan testing using the Test Access Port (TAP).
TMS	E18/P-34	Input,	Test Mode Select
		Internal Pullup	TMS specifies the test function and sequence of state changes for boundary-scan testing using the Test Access Port (TAP).
TRST#	E19/Q-33	Input,	Test Reset
		Internal Pullup	The assertion of TRST# initializes the Test Access Port (TAP) by resetting its state machine to the Test-Logic-Reset state.
VCC2DET	na/AL-01	Output	VCC2 Detect
			VCC2DET is tied to V _{SS} (logic level 0) to indicate to the system logic
			that it must supply the specified dual-voltage requirements to the $\rm V_{\rm CC2}$ and $\rm V_{\rm CC3}$ pins.
VCC2H/L#	na/AN-05	Output	VCC2 High/Low
			VCC2H/L# is tied to V_{SS} (logic level 0) to indicate to the system logic that it must supply the specified processor core voltage to the V_{CC2} pins.
W/R#	W05/AM-06	Output	Write/Read
			The processor drives W/R# to indicate whether it is performing a write or a read cycle on the bus. In addition, W/R# is used to define other bus cycles, including interrupt acknowledge and special cycles.
WB/WT#	N03/AA-05	Input	Writeback or Writethrough
			WB/WT#, together with PWT, specifies the data cache-line state during cacheable read misses and write hits to shared cache lines.

Table 2. Input Pin Types

Name	Туре	Note	Name	Туре	Note
A20M#	Asynchronous	Note 1	IGNNE#	Asynchronous	Note 1
AHOLD	Synchronous		INIT	Asynchronous	Note 2
BF[2:0]	Synchronous	Note 4	INTR	Asynchronous	Note 1
BOFF#	Synchronous		INV	Synchronous	
BRDY#	Synchronous		KEN#	Synchronous	
BRDYC#	Synchronous	Note 7	NA#	Synchronous	
CLK	Clock		NMI	Asynchronous	Note 2
EADS#	Synchronous		RESET	Asynchronous	Note 5, 6
EWBE#	Synchronous		SMI#	Asynchronous	Note 2
FLUSH#	Asynchronous	Note 2, 3	STPCLK#	Asynchronous	Note 1
HOLD	Synchronous		WB/WT#	Synchronous	

- 1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
- 2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.
- 3. FLUSH# is also sampled during the falling transition of RESET and can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met the clock edge before the clock edge on which RESET is sampled negated. If asserted asynchronously, FLUSH# must meet a minimum setup and hold time of two clocks relative to the negation of RESET.
- BF[2:0] are sampled during the falling transition of RESET. They must meet a minimum setup time of 1.0 ms and a minimum hold time of two clocks relative to the negation of RESET.
- 5. During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and V_{CC} reach specification before it is negated.
- 6. During a warm reset, while CLK and V_{CC} are within their specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.
- 7. BRDYC# is also sampled during the falling transition of RESET. If RESET is driven synchronously, BRDYC# must meet the specified hold time relative to the negation of RESET. If asserted asynchronously, BRDYC# must meet a minimum setup and hold time of two clocks relative to the negation of RESET.

Table 3. Output Pin Float Conditions

Name	Floated At: (Note 1)	Note	Name	Floated At: (Note 1)	Note
A[4:3]	HLDA, AHOLD, BOFF#	Note 2,3	HLDA	Always Driven	
ADS	HLDA, BOFF#	Note 2	LOCK	HLDA, BOFF#	Note 2
ADSC	HLDA, BOFF#	Note 2	M/IO#	HLDA, BOFF#	Note 2
APCHK	Always Driven		PCD	HLDA, BOFF#	Note 2
BE[7:0]	HLDA, BOFF#	Note 2	PCHK	Always Driven	
BREQ	Always Driven		PWT	HLDA, BOFF#	Note 2
CACHE	HLDA, BOFF#	Note 2	SCYC	HLDA, BOFF#	Note 2
D/C#	HLDA, BOFF#	Note 2	SMIACT	Always Driven	
FERR	Always Driven		VCC2DET	Always Driven	
HIT	Always Driven		VCC2H/L#	Always Driven	
HITM	Always Driven		W/R#	HLDA, BOFF#	Note 2

Notes:

- 1. All outputs except VCC2DET, VCC2H/L#, and TDO float during Tri-State Test mode.
- 2. Floated off the clock edge that BOFF# is sampled asserted and off the clock edge that HLDA is asserted.
- 3. Floated off the clock edge that AHOLD is sampled asserted.

Table 4. Input/Output Pin Float Conditions

Name	Floated At: (Note 1)	Note
A[31:5]	HLDA, AHOLD, BOFF#	Note 2,3
AP	HLDA, AHOLD, BOFF#	Note 2,3
D[63:0]	HLDA, BOFF#	Note 2
DP[7:0]	HLDA, BOFF#	Note 2

- 1. All outputs except VCC2DET and TDO float during Tri-State Test mode.
- 2. Floated off the clock edge that BOFF# is sampled asserted and off the clock edge that HLDA is asserted.
- 3. Floated off the clock edge that AHOLD is sampled asserted.

Table 5. Test Pins

Name	Туре	Note
TCK	Clock	
TDI	Input	Sampled on the rising edge of TCK
TDO	Output	Driven on the falling edge of TCK
TMS	Input	Sampled on the rising edge of TCK
TRST#	Input	Asynchronous (Independent of TCK)

Table 6. Bus Cycle Definition

Bus Cycle Initiated		Generate	Generated by System Logic		
·	M/IO#	D/C#	W/R#	CACHE#	KEN#
Code Read, Instruction Cache Line Fill	1	0	0	0	0
Code Read, Noncacheable	1	0	0	1	Х
Code Read, Noncacheable	1	0	0	Х	1
Encoding for Special Cycle	0	0	1	1	Х
Interrupt Acknowledge	0	0	0	1	Х
I/O Read	0	1	0	1	Х
I/O Write	0	1	1	1	Х
Memory Read, Data Cache Line Fill	1	1	0	0	0
Memory Read, Noncacheable	1	1	0	1	Х
Memory Read, Noncacheable	1	1	0	Х	1
Memory Write, Data Cache Writeback	1	1	1	0	Х
Memory Write, Noncacheable	1	1	1	1	X
Note: x means "don't care"			•		

Table 7. Special Cycles

x means "don't care"

Special Cycle	A4	BE7#	BE6#	BE5#	BE4#	BE3#	BE2#	BE1#	BE0#	#0I/W	#2/Q	W/R#	САСНЕ#	KEN#
Stop Grant	1	1	1	1	1	1	0	1	1	0	0	1	1	Х
Flush Acknowledge (FLUSH# sampled asserted)	0	1	1	1	0	1	1	1	1	0	0	1	1	х
Writeback (WBINVD instruction)	0	1	1	1	1	0	1	1	1	0	0	1	1	х
Halt	0	1	1	1	1	1	0	1	1	0	0	1	1	Х
Flush (INVD, WBINVD instruction)	0	1	1	1	1	1	1	0	1	0	0	1	1	х
Shutdown	0	1	1	1	1	1	1	1	0	0	0	1	1	Х
Note:	1	1	1	1	1	1							ı	

5 Mobile AMD-K6[®]-2 Processor Operation

5.1 0.25-Micron Process Technology

The Mobile AMD-K6-2 processor is implemented using an advanced CMOS 0.25-micron process technology that utilizes a split core and I/O voltage supply, which allows the core of the processor to operate at a low voltage while the I/O portion operates at the industry-standard 3.3 volts. This technology enables high performance while reducing power consumption by operating the core at a low voltage and limiting power requirements to the acceptable levels for today's mobile PCs.

5.2 Clock Control

The Mobile AMD-K6-2 processor supports five modes of clock control. The processor can transition between these modes to maximize performance, to minimize power dissipation, or to provide a balance between performance and power. (See "Power Dissipation" on page 72 for the maximum power dissipation of the Mobile AMD-K6-2 within the normal and reduced-power states.)

The five clock-control states supported are as follows:

- Normal State: The processor is running in Real Mode, Virtual-8086 Mode, Protected Mode, or System Management Mode (SMM). In this state, all clocks are running—including the external bus clock CLK and the internal processor clock—and the full features and functions of the processor are available.
- Halt State: This low-power state is entered following the successful execution of the HLT instruction. During this state, the internal processor clock is stopped.
- Stop Grant State: This low-power state is entered following the recognition of the assertion of the STPCLK# signal. During this state, the internal processor clock is stopped.
- Stop Grant Inquire State: This state is entered from the Halt state and the Stop Grant state as the result of a system-initiated inquire cycle.
- Stop Clock State: This low-power state is entered from the Stop Grant state when the CLK signal is stopped.

The following sections describe each of the four low-power states. Figure 7 on page 39 illustrates the clock control state transitions.

Halt State

Enter Halt State. During the execution of the HLT instruction, the Mobile AMD-K6-2 processor executes a Halt special cycle. After BRDY# is sampled asserted during this cycle, and then EWBE# is also sampled asserted, the processor enters the Halt state in which the processor disables most of its internal clock distribution. In order to support the following operations, the internal phase-lock loop (PLL) continues to run, and some internal resources are still clocked in the Halt state:

- Inquire Cycles: The processor continues to sample AHOLD, BOFF#, and HOLD in order to support inquire cycles that are initiated by the system logic. The processor transitions to the Stop Grant Inquire state during the inquire cycle. After returning to the Halt state following the inquire cycle, the processor does not execute another Halt special cycle.
- Flush Cycles: The processor continues to sample FLUSH#. If FLUSH# is sampled asserted, the processor performs the flush operation in the same manner as it is performed in the Normal state. Upon completing the flush operation, the processor executes the Halt special cycle which indicates the processor is in the Halt state.
- Time Stamp Counter (TSC): The TSC continues to count in the Halt state.
- Signal Sampling: The processor continues to sample INIT, INTR, NMI, RESET, and SMI#.

After entering the Halt state, all signals driven by the processor retain their state as they existed following the completion of the Halt special cycle.

Exit Halt State. The Mobile AMD-K6-2 processor remains in the Halt state until it samples INIT, INTR (if interrupts are enabled), NMI, RESET, or SMI# asserted. If any of these signals is sampled asserted, the processor returns to the Normal state and performs the corresponding operation. All of the normal requirements for recognition of these input signals apply within the Halt state.

Stop Grant State

Enter Stop Grant State. After recognizing the assertion of STPCLK#, the Mobile AMD-K6-2 processor flushes its instruction pipelines, completes all pending and in-progress bus cycles, and acknowledges the STPCLK# assertion by executing a Stop Grant special bus cycle. After BRDY# is sampled asserted during this cycle, and after EWBE# is also sampled asserted, the processor enters the Stop Grant state. The Stop Grant state is like the Halt state in that the processor disables most of its internal clock distribution in the Stop Grant state. In order to support the following operations, the internal PLL still runs, and some internal resources are still clocked in the Stop Grant state:

- Inquire cycles: The processor transitions to the Stop Grant Inquire state during an inquire cycle. After returning to the Stop Grant state following the inquire cycle, the processor does not execute another Stop Grant special cycle.
- Time Stamp Counter (TSC): The TSC continues to count in the Stop Grant state.
- Signal Sampling: The processor continues to sample INIT, INTR, NMI, RESET, and SMI#.

FLUSH# is not recognized in the Stop Grant state (unlike while in the Halt state).

Upon entering the Stop Grant state, all signals driven by the processor retain their state as they existed following the completion of the Stop Grant special cycle.

Exit Stop Grant State. The Mobile AMD-K6-2 processor remains in the Stop Grant state until it samples STPCLK# negated or RESET asserted. If STPCLK# is sampled negated, the processor returns to the Normal state in less than 10 bus clock (CLK) periods. After the transition to the Normal state, the processor resumes execution at the instruction boundary on which STPCLK# was initially recognized.

If STPCLK# is recognized as negated in the Stop Grant state and subsequently sampled asserted prior to returning to the Normal state, a minimum of one instruction is executed prior to re-entering the Stop Grant state.

If INIT, INTR (if interrupts are enabled), FLUSH#, NMI, or SMI# are sampled asserted in the Stop Grant state, the processor latches the edge-sensitive signals (INIT, FLUSH#,

NMI, and SMI#), but otherwise does not exit the Stop Grant state to service the interrupt. When the processor returns to the Normal state due to sampling STPCLK# negated, any pending interrupts are recognized after returning to the Normal state. To ensure their recognition, all of the normal requirements for these input signals apply within the Stop Grant state.

If RESET is sampled asserted in the Stop Grant state, the processor immediately returns to the Normal state and the reset process begins.

Stop Grant Inquire State

Enter Stop Grant Inquire State. The Stop Grant Inquire state is entered from the Stop Grant state or the Halt state when EADS# is sampled asserted during an inquire cycle initiated by the system logic. The Mobile AMD-K6-2 processor responds to an inquire cycle in the same manner as in the Normal state by driving HIT# and HITM#. If the inquire cycle hits a modified data cache line, the processor performs a writeback cycle.

Exit Stop Grant Inquire State. Following the completion of any writeback, the processor returns to the state from which it entered the Stop Grant Inquire state.

Stop Clock State

Enter Stop Clock State. If the CLK signal is stopped while the Mobile AMD-K6-2 processor is in the Stop Grant state, the processor enters the Stop Clock state. Because all internal clocks and the PLL are not running in the Stop Clock state, the Stop Clock state represents the minimum-power state of all clock control states. The CLK signal must be held Low while it is stopped.

The Stop Clock state cannot be entered from the Halt state.

INTR is the only input signal that is allowed to change states while the processor is in the Stop Clock state. However, INTR is not sampled until the processor returns to the Stop Grant state. All other input signals must remain unchanged in the Stop Clock state.

Exit Stop Clock State. The Mobile AMD-K6-2 processor returns to the Stop Grant state from the Stop Clock state after the CLK signal is started and the internal PLL has stabilized. PLL stabilization is achieved after the CLK signal has been running within its specification for a minimum of 1.0 ms.

The frequency of CLK when exiting the Stop Clock state can be different than the frequency of CLK when entering the Stop Clock state.

The state of the BF[2:0] signals when exiting the Stop Clock state is ignored because the BF[2:0] signals are only sampled during the falling transition of RESET.




Figure 7. Clock Control State Transitions

5.3 System Management Mode (SMM)

Overview

SMM is an alternate operating mode entered by way of a system management interrupt (SMI) and handled by an interrupt service routine. SMM is designed for system control activities such as power management. These activities appear transparent to conventional operating systems like DOS and Windows. SMM is primarily targeted for use by the Basic Input Output System (BIOS) and specialized low-level device drivers. The code and data for SMM are stored in the SMM memory area, which is isolated from main memory.

The processor enters SMM by the system logic's assertion of the SMI# interrupt and the processor's acknowledgment by the assertion of SMIACT#. At this point the processor saves its state into the SMM memory state-save area and jumps to the SMM service routine. The processor returns from SMM when it executes the RSM (resume) instruction from within the SMM service routine. Subsequently, the processor restores its state from the SMM save area, negates SMIACT#, and resumes execution with the instruction following the point where it entered SMM.

The following sections summarize the SMM state-save area, entry into and exit from SMM, exceptions and interrupts in SMM, memory allocation and addressing in SMM, and the SMI# and SMIACT# signals.

SMM Operating Mode and Default Register Values

The software environment within SMM has the following characteristics:

- Addressing and operation in Real mode
- 4-Gbyte segment limits
- Default 16-bit operand, address, and stack sizes, although instruction prefixes can override these defaults
- Control transfers that do not override the default operand size truncate the EIP to 16 bits
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing
- A20M# is masked
- Interrupt vectors use the Real-mode interrupt vector table
- The IF flag in EFLAGS is cleared (INTR not recognized)

- The TF flag in EFLAGS is cleared
- The NMI and INIT interrupts are disabled
- Debug register DR7 is cleared (debug traps disabled)

Figure 8 shows the default map of the SMM memory area. It consists of a 64-Kbyte area, between 0003_0000h and 0003_FFFFh, of which the top 32 Kbytes (0003_8000h to 0003_FFFFh) must be populated with RAM. The default code-segment (CS) base address for the area—called the SMM base address—is at 0003_0000h. The top 512 bytes (0003_FE00h to 0003_FFFFh) contain a fill-down SMM state-save area. The default entry point for the SMM service routine is 0003_8000h.




Figure 8. SMM Memory

Table 8 shows the initial state of registers when entering SMM.

Table 8. Initial State of Registers in SMM

Registers	SMM Initial State
General Purpose Registers	unmodified
EFLAGs	0000_0002h
CRO	PE, EM, TS, and PG are cleared (bits 0, 2, 3, and 31). The other bits are unmodified.
DR7	0000_0400h
GDTR, LDTR, IDTR, TSSR, DR6	unmodified
EIP	0000_8000h
CS	0003_0000h
DS, ES, FS, GS, SS	0000_0000h

SMM State-Save Area

When the processor acknowledges an SMI# interrupt by asserting SMIACT#, it saves its state in a 512-byte SMM state-save area shown in Table 9. The save begins at the top of the SMM memory area (SMM base address + FFFFh) and fills down to SMM base address + FE00h.

Table 9 shows the offsets in the SMM state-save area relative to the SMM base address. The SMM service routine can alter any of the read/write values in the state-save area.

Table 9. SMM State-Save Area Map

Address Offset	Contents Saved
FFFCh	CRO
FFF8h	CR3
FFF4h	EFLAGS
FFF0h	EIP
FFECh	EDI
FFE8h	ESI
FFE4h	EBP
FFE0h	ESP
FFDCh	EBX
FFD8h	EDX
Notes	

- No data dump at that address
- * Only contains information if SMI# is asserted during a valid I/O bus cycle.

Table 9. SMM State-Save Area Map (continued)

Address Offset	Contents Saved
FFD4h	ECX
FFD0h	EAX
FFCCh	DR6
FFC8h	DR7
FFC4h	TR
FFC0h	LDTR Base
FFBCh	GS
FFB8h	FS
FFB4h	DS
FFB0h	SS
FFACh	CS
FFA8h	ES
FFA4h	I/O Trap Dword
FFA0h	-
FF9Ch	I/O Trap EIP*
FF98h	-
FF94h	-
FF90h	IDT Base
FF8Ch	IDT Limit
FF88h	GDT Base
FF84h	GDT Limit
FF80h	TSS Attr
FF7Ch	TSS Base
FF78h	TSS Limit
FF74h	-
FF70h	LDT High
FF6Ch	LDT Low
FF68h	GS Attr
FF64h	GS Base
FF60h	GS Limit
FF5Ch	FS Attr
Matan	

- No data dump at that address
- * Only contains information if SMI# is asserted during a valid I/O bus cycle.

Table 9. SMM State-Save Area Map (continued)

Address Offset	Contents Saved
FF58h	FS Base
FF54h	FS Limit
FF50h	DS Attr
FF4Ch	DS Base
FF48h	DS Limit
FF44h	SS Attr
FF40h	SS Base
FF3Ch	SS Limit
FF38h	CS Attr
FF34h	CS Base
FF30h	CS Limit
FF2Ch	ES Attr
FF28h	ES Base
FF24h	ES Limit
FF20h	-
FF1Ch	-
FF18h	-
FF14h	CR2
FF10h	CR4
FF0Ch	I/O restart ESI*
FF08h	I/O restart ECX*
FF04h	I/O restart EDI*
FF02h	HALT Restart Slot
FF00h	I/O Trap Restart Slot
FEFCh	SMM RevID
FEF8h	SMM BASE
FEF7h-FE00h	_

- No data dump at that address
- * Only contains information if SMI# is asserted during a valid I/O bus cycle.

SMM Revision Identifier

The SMM revision identifier at offset FEFCh in the SMM state-save area specifies the version of SMM and the extensions that are available on the processor. The SMM revision identifier fields are as follows:

- Bits 31–18—Reserved
- *Bit 17*—SMM base address relocation (1 = enabled)
- $Bit\ 16$ —I/O trap restart (1 = enabled)
- *Bits 15–0*—SMM revision level for the Mobile AMD-K6-2 processor = 0002h

Table 10 shows the format of the SMM Revision Identifier.

Table 10. SMM Revision Identifier

31-18	17	17 16	
Reserved	SMM Base Relocation	I/O Trap Extension	SMM Revision Level
0	1	1	0002h

SMM Base Address

During RESET, the processor sets the base address of the code-segment (CS) for the SMM memory area—the SMM base address—to its default, 0003_0000h. The SMM base address at offset FEF8h in the SMM state-save area can be changed by the SMM service routine to any address that is aligned to a 32-Kbyte boundary. (Locations not aligned to a 32-Kbyte boundary cause the processor to enter the Shutdown state when executing the RSM instruction.)

In some operating environments it may be desirable to relocate the 64-Kbyte SMM memory area to a high memory area in order to provide more low memory for legacy software. During system initialization, the base of the 64-Kbyte SMM memory area is relocated by the BIOS. To relocate the SMM base address, the system enters the SMM handler at the default address. This handler changes the SMM base address location in the SMM state-save area, copies the SMM handler to the new location, and exits SMM.

The next time SMM is entered, the processor saves its state at the new base address. This new address is used for every SMM entry until the SMM base address in the SMM state-save area is changed or a hardware reset occurs.

21896A/0-January 1999

Halt Restart Slot

During entry into SMM, the halt restart slot at offset FF02h in the SMM state-save area indicates if SMM was entered from the Halt state. Before returning from SMM, the halt restart slot (offset FF02h) can be written to by the SMM service routine to specify whether the return from SMM takes the processor back to the Halt state or to the next instruction after the HLT instruction.

Upon entry into SMM, the halt restart slot is defined as follows:

- Bits 15–1—Reserved
- *Bit 0*—Point of entry to SMM:
 - 1 = entered from Halt state
 - 0 = not entered from Halt state

After entry into the SMI handler and before returning from SMM, the halt restart slot can be written using the following definition:

- Bits 15–1—Reserved
- *Bit 0*—Point of return when exiting from SMM:
 - 1 = return to Halt state
 - 0 = return to next instruction after the HLT instruction

If the return from SMM takes the processor back to the Halt state, the HLT instruction is not re-executed, but the Halt special bus cycle is driven on the bus after the return.

I/O Trap Dword

If the assertion of SMI# is recognized during the execution of an I/O instruction, the I/O trap dword at offset FFA4h in the SMM state-save area contains information about the instruction. The fields of the I/O trap dword are configured as follows:

- *Bits 31–16*—I/O port address
- *Bits 15–4*—Reserved
- Bit 3—REP (repeat) string operation (1 = REP string, 0 = not a REP string)
- Bit 2—I/O string operation (1 = I/O string, 0 = not a I/O string)
- Bit 1—Valid I/O instruction (1 = valid, 0 = invalid)
- $Bit\ 0$ —Input or output instruction (1 = INx, 0 = OUTx)

Table 11 shows the format of the I/O trap dword.

Table 11. I/O Trap Dword Configuration

31–16	15-4	3	2	1	0
I/O Port	Reserved	REP String	I/O String	Valid I/O	Input or
Address		Operation	Operation	Instruction	Output

The I/O trap dword is related to the I/O trap restart slot (see "I/O Trap Restart Slot" on page 47). If bit 1 of the I/O trap dword is set by the processor, it means that SMI# was asserted during the execution of an I/O instruction. The SMI handler tests bit 1 to see if there is a valid I/O instruction trapped. If the I/O instruction is valid, the SMI handler is required to ensure the I/O trap restart slot is set properly. The I/O trap restart slot informs the CPU whether it should re-execute the I/O instruction after the RSM or execute the instruction following the trapped I/O instruction.

Note: If SMI# is sampled asserted during an I/O bus cycle a minimum of three clock edges before BRDY# is sampled asserted, the associated I/O instruction is guaranteed to be trapped by the SMI handler.

I/O Trap Restart Slot

The I/O trap restart slot at offset FF00h in the SMM state-save area specifies whether the trapped I/O instruction should be re-executed on return from SMM. This slot in the state-save area is called the *I/O instruction restart* function. Re-executing a trapped I/O instruction is useful, for example, if an I/O write occurs to a disk that is powered down. The system logic monitoring such an access can assert SMI#. Then the SMM service routine would query the system logic, detect a failed I/O write, take action to power-up the I/O device, enable the I/O trap restart slot feature, and return from SMM.

The fields of the I/O trap restart slot are defined as follows:

- Bits 31–16—Reserved
- *Bits 15–0*—I/O instruction restart on return from SMM:

0000h = execute the next instruction after the trapped I/O instruction

00FFh = re-execute the trapped I/O instruction

Table 12 shows the format of the I/O trap restart slot.

Table 12. I/O Trap Restart Slot

31-16	15-0			
Reserved	I/O Instruction restart on return from SMM:			
	■ 0000h = execute the next instruction after the trapped I/O			
	■ 00FFh = re-execute the trapped I/O instruction			

The processor initializes the I/O trap restart slot to 0000h upon entry into SMM. If SMM was entered due to a trapped I/O instruction, the processor indicates the validity of the I/O instruction by setting or clearing bit 1 of the I/O trap dword at offset FFA4h in the SMM state-save area. The SMM service routine should test bit 1 of the I/O trap dword to determine if a valid I/O instruction was being executed when entering SMM and before writing the I/O trap restart slot. If the I/O instruction is valid, the SMM service routine can safely rewrite the I/O trap restart slot with the value 00FFh, which causes the processor to re-execute the trapped I/O instruction when the RSM instruction is executed. If the I/O instruction is invalid, writing the I/O trap restart slot has undefined results.

If a second SMI# is asserted and a valid I/O instruction was trapped by the first SMM handler, the CPU services the second SMI# prior to re-executing the trapped I/O instruction. The second entry into SMM never has bit 1 of the I/O trap dword set, and the second SMM service routine must not rewrite the I/O trap restart slot.

During a simultaneous SMI# I/O instruction trap and debug breakpoint trap, the Mobile AMD-K6-2 processor first responds to the SMI# and postpones recognizing the debug exception until after returning from SMM via the RSM instruction. If the debug registers DR3–DR0 are used while in SMM, they must be saved and restored by the SMM handler. The processor automatically saves and restores DR7–DR6. If the I/O trap restart slot in the SMM state-save area contains the value 00FFh when the RSM instruction is executed, the debug trap does not occur until after the I/O instruction is re-executed.

21896A/0-January 1999

Mobile AMD-K6[®]-2 Processor Data Sheet

Exceptions, Interrupts, and Debug in SMM

During an SMI# I/O trap, the exception/interrupt priority of the Mobile AMD-K6-2 processor changes from its normal priority. The normal priority places the debug traps at a priority higher than the sampling of the FLUSH# or SMI# signals. However, during an SMI# I/O trap, the sampling of the FLUSH# or SMI# signals takes precedence over debug traps.

The processor recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.



Mobile AMD-K6®-2 Processor Data Sheet

21896A/0-January 1999

6 Signal Switching Characteristics

The Mobile AMD-K6-2 processor signal switching characteristics are presented in Table 14 through Table 22. Valid delay, float, setup, and hold timing specifications are listed. These specifications are provided for the system designer to determine if the timings necessary for the processor to interface with the system logic are met. Table 13 and Table 14 contain the switching characteristics of the CLK input. Table 15 through Table 18 contain the timings for the normal operation signals. Table 19 and Table 20 contain the timings for RESET and the configuration signals. Table 21 and Table 22 contain the timings for the test operation signals.

All signal timings provided are:

- Measured between CLK, TCK, or RESET at 1.5 V and the corresponding signal at 1.5 V—this applies to input and output signals that are switching from Low to High, or from High to Low
- Based on input signals applied at a slew rate of 1 V/ns between 0 V and 3 V (rising) and 3 V to 0 V (falling)
- Valid within the operating ranges given in "Operating Ranges" on page 69
- Based on a load capacitance (C_L) of 0 pF

6.1 **CLK Switching Characteristics**

Table 13 and Table 14 contain the switching characteristics of the CLK input to the Mobile AMD-K6-2 processor for 100-MHz and 66-MHz bus operation, respectively, as measured at the voltage levels indicated by Figure 9 on page 53.

The CLK Period Stability specifies the variance (jitter) allowed between successive periods of the CLK input measured at 1.5 V. This parameter must be considered as one of the elements of clock skew between the Mobile AMD-K6-2 and the system logic.

6.2 Clock Switching Characteristics for 100-MHz Bus Operation

Table 13. CLK Switching Characteristics for 100-MHz Bus Operation

Symbol	Parameter Description	Prelimin	ary Data	Figure	Comments	
Зуньон	rarameter Description	Min	Max	riguie	Comments	
	Frequency	33.3 MHz	100 MHz		In Normal Mode	
t ₁	CLK Period	10.0 ns		9	In Normal Mode	
t ₂	CLK High Time	3.0 ns		9		
t ₃	CLK Low Time	3.0 ns		9		
t ₄	CLK Fall Time	0.15 ns	1.5 ns	9		
t ₅	CLK Rise Time	0.15 ns	1.5 ns	9		
	CLK Period Stability		± 250 ps		Note	

Note:

Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 kHz.

6.3 Clock Switching Characteristics for 66-MHz Bus Operation

Table 14. CLK Switching Characteristics for 66-MHz Bus Operation

Symbol	Davamotov Docerintian	Prelimin	ary Data	Figure	Comments	
Зунион	Parameter Description	Min	Max	rigure	Comments	
	Frequency	33.3 MHz	66.6 MHz		In Normal Mode	
t ₁	CLK Period	15.0 ns	30.0 ns	9	In Normal Mode	
t ₂	CLK High Time	4.0 ns		9		
t ₃	CLK Low Time	4.0 ns		9		
t ₄	CLK Fall Time	0.15 ns	1.5 ns	9		
t ₅	CLK Rise Time	0.15 ns	1.5 ns	9		
	CLK Period Stability		± 250 ps		Note	

Note:

Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 KHz.

Mobile AMD-K6[®]-2 Processor Data Sheet




Figure 9. CLK Waveform

6.4 Valid Delay, Float, Setup, and Hold Timings

Valid delay and float timings are given for output signals during functional operation and are given relative to the rising edge of CLK. During boundary-scan testing, valid delay and float timings for output signals are with respect to the falling edge of TCK. The maximum valid delay timings are provided to allow a system designer to determine if setup times to the system logic can be met. Likewise, the minimum valid delay timings are used to analyze hold times to the system logic.

The setup and hold time requirements for the Mobile AMD-K6-2 processor input signals must be met by the system logic to assure the proper operation of the processor. The setup and hold timings during functional and boundary-scan test mode are given relative to the rising edge of CLK and TCK, respectively.

6.5 Output Delay Timings for 100-MHz Bus Operation

Table 15. Output Delay Timings for 100-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		- Eiguro	Commonts
		Min	Max	Figure	Comments
t ₆	A[31:3] Valid Delay	1.1 ns	4.0 ns	11	
t ₇	A[31:3] Float Delay		7.0 ns	12	
t ₈	ADS# Valid Delay	1.0 ns	4.0 ns	11	
t ₉	ADS# Float Delay		7.0 ns	12	
t ₁₀	ADSC# Valid Delay	1.0 ns	4.0 ns	11	
t ₁₁	ADSC# Float Delay		7.0 ns	12	
t ₁₂	AP Valid Delay	1.0 ns	5.5 ns	11	
t ₁₃	AP Float Delay		7.0 ns	12	
t ₁₄	APCHK# Valid Delay	1.0 ns	4.5 ns	11	
t ₁₅	BE[7:0]# Valid Delay	1.0 ns	4.0 ns	11	
t ₁₆	BE[7:0]# Float Delay		7.0 ns	12	
t ₁₇	BREQ Valid Delay	1.0 ns	4.0 ns	11	
t ₁₈	CACHE# Valid Delay	1.0 ns	4.0 ns	11	
t ₁₉	CACHE# Float Delay		7.0 ns	12	
t ₂₀	D/C# Valid Delay	1.0 ns	4.0 ns	11	
t ₂₁	D/C# Float Delay		7.0 ns	12	
t ₂₂	D[63:0] Write Data Valid Delay	1.3 ns	4.5 ns	11	
t ₂₃	D[63:0] Write Data Float Delay		7.0 ns	12	
t ₂₄	DP[7:0] Write Data Valid Delay	1.3 ns	4.5 ns	11	
t ₂₅	DP[7:0] Write Data Float Delay		7.0 ns	12	
t ₂₆	FERR# Valid Delay	1.0 ns	4.5 ns	11	
t ₂₇	HIT# Valid Delay	1.0 ns	4.0 ns	11	
t ₂₈	HITM# Valid Delay	1.1 ns	4.0 ns	11	
t ₂₉	HLDA Valid Delay	1.0 ns	4.0 ns	11	
t ₃₀	LOCK# Valid Delay	1.1 ns	4.0 ns	11	
t ₃₁	LOCK# Float Delay		7.0 ns	12	
t ₃₂	M/IO# Valid Delay	1.0 ns	4.0 ns	11	
t ₃₃	M/IO# Float Delay		7.0 ns	12	

Mobile AMD-K6[®]-2 Processor Data Sheet

Table 15. Output Delay Timings for 100-MHz Bus Operation (continued)

Symbol	Parameter Description	Preliminary Data		Figure	Commonts
	rarameter bescription	Min	Max	riguie	Comments
t ₃₄	PCD Valid Delay	1.0 ns	4.0 ns	11	
t ₃₅	PCD Float Delay		7.0 ns	12	
t ₃₆	PCHK# Valid Delay	1.0 ns	4.5 ns	11	
t ₃₇	PWT Valid Delay	1.0 ns	4.0 ns	11	
t ₃₈	PWT Float Delay		7.0 ns	12	
t ₃₉	SCYC Valid Delay	1.0 ns	4.0 ns	11	
t ₄₀	SCYC Float Delay		7.0 ns	12	
t ₄₁	SMIACT# Valid Delay	1.0 ns	4.0 ns	11	
t ₄₂	W/R# Valid Delay	1.0 ns	4.0 ns	11	
t ₄₃	W/R# Float Delay		7.0 ns	12	

6.6 Input Setup and Hold Timings for 100-MHz Bus Operation

Table 16. Input Setup and Hold Timings for 100-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Figure	Comments
		Min	Max	rigure	Comments
t ₄₄	A[31:5] Setup Time	3.0 ns		13	
t ₄₅	A[31:5] Hold Time	1.0 ns		13	
t ₄₆	A20M# Setup Time	3.0 ns		13	Note 1
t ₄₇	A20M# Hold Time	1.0 ns		13	Note 1
t ₄₈	AHOLD Setup Time	3.5 ns		13	
t ₄₉	AHOLD Hold Time	1.0 ns		13	
t ₅₀	AP Setup Time	1.7 ns		13	
t ₅₁	AP Hold Time	1.0 ns		13	
t ₅₂	BOFF# Setup Time	3.5 ns		13	
t ₅₃	BOFF# Hold Time	1.0 ns		13	
t ₅₄	BRDY# Setup Time	3.0 ns		13	
t ₅₅	BRDY# Hold Time	1.0 ns		13	
t ₅₆	BRDYC# Setup Time	3.0 ns		13	
t ₅₇	BRDYC# Hold Time	1.0 ns		13	
t ₅₈	D[63:0] Read Data Setup Time	1.7 ns		13	
t ₅₉	D[63:0] Read Data Hold Time	1.5 ns		13	
t ₆₀	DP[7:0] Read Data Setup Time	1.7 ns		13	
t ₆₁	DP[7:0] Read Data Hold Time	1.5 ns		13	
t ₆₂	EADS# Setup Time	3.0 ns		13	
t ₆₃	EADS# Hold Time	1.0 ns		13	
t ₆₄	EWBE# Setup Time	1.7 ns		13	
t ₆₅	EWBE# Hold Time	1.0 ns		13	
t ₆₆	FLUSH# Setup Time	1.7 ns		13	Note 2
t ₆₇	FLUSH# Hold Time	1.0 ns		13	Note 2

^{1.} These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.

^{2.} These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

Table 16. Input Setup and Hold Timings for 100-MHz Bus Operation (continued)

Symbol	Parameter Description	Preliminary Data		Figure	Commonts
		Min	Max	Figure	Comments
t ₆₈	HOLD Setup Time	1.7 ns		13	
t ₆₉	HOLD Hold Time	1.5 ns		13	
t ₇₀	IGNNE# Setup Time	1.7 ns		13	Note 1
t ₇₁	IGNNE# Hold Time	1.0 ns		13	Note 1
t ₇₂	INIT Setup Time	1.7 ns		13	Note 2
t ₇₃	INIT Hold Time	1.0 ns		13	Note 2
t ₇₄	INTR Setup Time	1.7 ns		13	Note 1
t ₇₅	INTR Hold Time	1.0 ns		13	Note 1
t ₇₆	INV Setup Time	1.7 ns		13	
t ₇₇	INV Hold Time	1.0 ns		13	
t ₇₈	KEN# Setup Time	3.0 ns		13	
t ₇₉	KEN# Hold Time	1.0 ns		13	
t ₈₀	NA# Setup Time	1.7 ns		13	
t ₈₁	NA# Hold Time	1.0 ns		13	
t ₈₂	NMI Setup Time	1.7 ns		13	Note 2
t ₈₃	NMI Hold Time	1.0 ns		13	Note 2
t ₈₄	SMI# Setup Time	1.7 ns		13	Note 2
t ₈₅	SMI# Hold Time	1.0 ns		13	Note 2
t ₈₆	STPCLK# Setup Time	1.7 ns		13	Note 1
t ₈₇	STPCLK# Hold Time	1.0 ns		13	Note 1
t ₈₈	WB/WT# Setup Time	1.7 ns		13	
t ₈₉	WB/WT# Hold Time	1.0 ns		13	

^{1.} These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.

^{2.} These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

6.7 Output Delay Timings for 66-MHz Bus Operation

Table 17. Output Delay Timings for 66-MHz Bus Operation

Symbol	Parameter Description	Preliminary Data		Fi	Commonto
		Min	Max	Figure	Comments
t ₆	A[31:3] Valid Delay	1.1 ns	6.3 ns	11	
t ₇	A[31:3] Float Delay		10.0 ns	12	
t ₈	ADS# Valid Delay	1.0 ns	6.0 ns	11	
t ₉	ADS# Float Delay		10.0 ns	12	
t ₁₀	ADSC# Valid Delay	1.0 ns	7.0 ns	11	
t ₁₁	ADSC# Float Delay		10.0 ns	12	
t ₁₂	AP Valid Delay	1.0 ns	8.5 ns	11	
t ₁₃	AP Float Delay		10.0 ns	12	
t ₁₄	APCHK# Valid Delay	1.0 ns	8.3 ns	11	
t ₁₅	BE[7:0}# Valid Delay	1.0 ns	7.0 ns	11	
t ₁₆	BE[7:0}# Float Delay		10.0 ns	12	
t ₁₇	BREQ Valid Delay	1.0 ns	8.0 ns	11	
t ₁₈	CACHE# Valid Delay	1.0 ns	7.0 ns	11	
t ₁₉	CACHE# Float Delay		10.0 ns	12	
t ₂₀	D/C# Valid Delay	1.0 ns	7.0 ns	11	
t ₂₁	D/C# Float Delay		10.0 ns	12	
t ₂₂	D[63:0] Write Data Valid Delay	1.3 ns	7.5 ns	11	
t ₂₃	D[63:0] Write Data Float Delay		10.0 ns	12	
t ₂₄	DP[7:0] Write Data Valid Delay	1.3 ns	7.5 ns	11	
t ₂₅	DP[7:0] Write Data Float Delay		10.0 ns	12	
t ₂₆	FERR# Valid Delay	1.0 ns	8.3 ns	11	
t ₂₇	HIT# Valid Delay	1.0 ns	6.8 ns	11	
t ₂₈	HITM# Valid Delay	1.1 ns	6.0 ns	11	
t ₂₉	HLDA Valid Delay	1.0 ns	6.8 ns	11	
t ₃₀	LOCK# Valid Delay	1.1 ns	7.0 ns	11	
t ₃₁	LOCK# Float Delay		10.0 ns	12	
t ₃₂	M/IO# Valid Delay	1.0 ns	5.9 ns	11	
t ₃₃	M/IO# Float Delay		10.0 ns	12	

Table 17. Output Delay Timings for 66-MHz Bus Operation (continued)

Symbol	Parameter Description	Prelimin	ary Data	Figure	Comments
Зуппрог	raidificaci Description	Min	Max	riguie	Comments
t ₃₄	PCD Valid Delay	1.0 ns	7.0 ns	11	
t ₃₅	PCD Float Delay		10.0 ns	12	
t ₃₆	PCHK# Valid Delay	1.0 ns	7.0 ns	11	
t ₃₇	PWT Valid Delay	1.0 ns	7.0 ns	11	
t ₃₈	PWT Float Delay		10.0 ns	12	
t ₃₉	SCYC Valid Delay	1.0 ns	7.0 ns	11	
t ₄₀	SCYC Float Delay		10.0 ns	12	
t ₄₁	SMIACT# Valid Delay	1.0 ns	7.3 ns	11	
t ₄₂	W/R# Valid Delay	1.0 ns	7.0 ns	11	
t ₄₃	W/R# Float Delay		10.0 ns	12	

6.8 Input Setup and Hold Timings for 66-MHz Bus Operation

Table 18. Input Setup and Hold Timings for 66-MHz Bus Operation

Cumbal	Darameter Description	Prelimin	ary Data	Eiguro	C	
Symbol	Parameter Description	Min Max	Max	Figure	Comments	
t ₄₄	A[31:5] Setup Time	6.0 ns		13		
t ₄₅	A[31:5] Hold Time	1.0 ns		13		
t ₄₆	A20M# Setup Time	5.0 ns		13	Note 1	
t ₄₇	A20M# Hold Time	1.0 ns		13	Note 1	
t ₄₈	AHOLD Setup Time	5.5 ns		13		
t ₄₉	AHOLD Hold Time	1.0 ns		13		
t ₅₀	AP Setup Time	5.0 ns		13		
t ₅₁	AP Hold Time	1.0 ns		13		
t ₅₂	BOFF# Setup Time	5.5 ns		13		
t ₅₃	BOFF# Hold Time	1.0 ns		13		
t ₅₄	BRDY# Setup Time	5.0 ns		13		
t ₅₅	BRDY# Hold Time	1.0 ns		13		
t ₅₆	BRDYC# Setup Time	5.0 ns		13		
t ₅₇	BRDYC# Hold Time	1.0 ns		13		
t ₅₈	D[63:0] Read Data Setup Time	2.8 ns		13		
t ₅₉	D[63:0] Read Data Hold Time	1.5 ns		13		
t ₆₀	DP[7:0] Read Data Setup Time	2.8 ns		13		
t ₆₁	DP[7:0] Read Data Hold Time	1.5 ns		13		
t ₆₂	EADS# Setup Time	5.0 ns		13		
t ₆₃	EADS# Hold Time	1.0 ns		13		
t ₆₄	EWBE# Setup Time	5.0 ns		13		
t ₆₅	EWBE# Hold Time	1.0 ns		13		
t ₆₆	FLUSH# Setup Time	5.0 ns		13	Note 2	
t ₆₇	FLUSH# Hold Time	1.0 ns		13	Note 2	

^{1.} These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.

^{2.} These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

Table 18. Input Setup and Hold Timings for 66-MHz Bus Operation (continued)

Symbol	Preliminary Data		Eiguro	Commonts	
Syllibol	Parameter Description	Min	Max	Figure	Comments
t ₆₈	HOLD Setup Time	5.0 ns		13	
t ₆₉	HOLD Hold Time	1.5 ns		13	
t ₇₀	IGNNE# Setup Time	5.0 ns		13	Note 1
t ₇₁	IGNNE# Hold Time	1.0 ns		13	Note 1
t ₇₂	INIT Setup Time	5.0 ns		13	Note 2
t ₇₃	INIT Hold Time	1.0 ns		13	Note 2
t ₇₄	INTR Setup Time	5.0 ns		13	Note 1
t ₇₅	INTR Hold Time	1.0 ns		13	Note 1
t ₇₆	INV Setup Time	5.0 ns		13	
t ₇₇	INV Hold Time	1.0 ns		13	
t ₇₈	KEN# Setup Time	5.0 ns		13	
t ₇₉	KEN# Hold Time	1.0 ns		13	
t ₈₀	NA# Setup Time	4.5 ns		13	
t ₈₁	NA# Hold Time	1.0 ns		13	
t ₈₂	NMI Setup Time	5.0 ns		13	Note 2
t ₈₃	NMI Hold Time	1.0 ns		13	Note 2
t ₈₄	SMI# Setup Time	5.0 ns		13	Note 2
t ₈₅	SMI# Hold Time	1.0 ns		13	Note 2
t ₈₆	STPCLK# Setup Time	5.0 ns		13	Note 1
t ₈₇	STPCLK# Hold Time	1.0 ns		13	Note 1
t ₈₈	WB/WT# Setup Time	4.5 ns		13	
t ₈₉	WB/WT# Hold Time	1.0 ns		13	

^{1.} These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.

^{2.} These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must remain asserted at least two clocks.

6.9 RESET and Test Signal Timing

Table 19. RESET and Configuration Signals for 100-MHz Bus Operation

Symbol	Parameter Description	Prelimina	ary Data	Figure	Comments
Зушион	Parameter Description	Min	Max	rigure	Comments
t ₉₀	RESET Setup Time	1.7 ns		14	
t ₉₁	RESET Hold Time	1.0 ns		14	
t ₉₂	RESET Pulse Width, V _{CC} and CLK Stable	15 clocks		14	
t ₉₃	RESET Active After V _{CC} and CLK Stable	1.0 ms		14	
t ₉₄	BF[2:0] Setup Time	1.0 ms		14	Note 3
t ₉₅	BF[2:0] Hold Time	2 clocks		14	Note 3
t ₉₆	BRDYC# Hold Time	1.0 ns		14	Note 4
t ₉₇	BRDYC# Setup Time	2 clocks		14	Note 2
t ₉₈	BRDYC# Hold Time	2 clocks		14	Note 2
t ₉₉	FLUSH# Setup Time	1.7 ns		14	Note 1
t ₁₀₀	FLUSH# Hold Time	1.0 ns		14	Note 1
t ₁₀₁	FLUSH# Setup Time	2 clocks		14	Note 2
t ₁₀₂	FLUSH# Hold Time	2 clocks		14	Note 2

- 1. To be sampled on a specific clock edge, setup and hold times must be met the clock edge before the clock edge on which RESET is sampled negated.
- 2. If asserted asynchronously, these signals must meet a minimum setup and hold time of two clocks relative to the negation of RESET
- 3. BF[2:0] must meet a minimum setup time of 1.0 ms and a minimum hold time of two clocks relative to the negation of RESET.
- 4. If RESET is driven synchronously, BRDYC# must meet the specified hold time relative to the negation of RESET.

Table 20. RESET and Configuration Signals for 66-MHz Bus Operation

Paramotor Description	Prelimina	ary Data	Eiguro	Comments
Parameter Description	Min	Max	rigure	Comments
RESET Setup Time	5.0 ns		14	
RESET Hold Time	1.0 ns		14	
RESET Pulse Width, V _{CC} and CLK Stable	15 clocks		14	
RESET Active After V _{CC} and CLK Stable	1.0 ms		14	
BF[2:0] Setup Time	1.0 ms		14	Note 3
BF[2:0] Hold Time	2 clocks		14	Note 3
BRDYC# Hold Time	1.0 ns		14	Note 4
BRDYC# Setup Time	2 clocks		14	Note 2
BRDYC# Hold Time	2 clocks		14	Note 2
FLUSH# Setup Time	5.0 ns		14	Note 1
FLUSH# Hold Time	1.0 ns		14	Note 1
FLUSH# Setup Time	2 clocks		14	Note 2
FLUSH# Hold Time	2 clocks		14	Note 2
	RESET Hold Time RESET Pulse Width, V _{CC} and CLK Stable RESET Active After V _{CC} and CLK Stable BF[2:0] Setup Time BF[2:0] Hold Time BRDYC# Hold Time BRDYC# Setup Time BRDYC# Setup Time FLUSH# Setup Time FLUSH# Setup Time FLUSH# Setup Time	RESET Setup Time 5.0 ns RESET Hold Time 1.0 ns RESET Pulse Width, V _{CC} and CLK Stable 15 clocks RESET Active After V _{CC} and CLK Stable 1.0 ms BF[2:0] Setup Time 1.0 ms BF[2:0] Hold Time 2 clocks BRDYC# Hold Time 1.0 ns BRDYC# Setup Time 2 clocks BRDYC# Setup Time 5.0 ns FLUSH# Setup Time 5.0 ns FLUSH# Hold Time 1.0 ns	RESET Setup Time RESET Hold Time RESET Pulse Width, V _{CC} and CLK Stable RESET Active After V _{CC} and CLK Stable BF[2:0] Setup Time BF[2:0] Hold Time BRDYC# Hold Time BRDYC# Setup Time 1.0 ns BRDYC# Setup Time 2 clocks BRDYC# Setup Time 5.0 ns FLUSH# Setup Time 1.0 ns FLUSH# Setup Time 2 clocks	RESET Setup Time RESET Hold Time RESET Active After V _{CC} and CLK Stable BF[2:0] Setup Time 1.0 ms 14 BF[2:0] Hold Time 1.0 ms 14 BRDYC# Hold Time 1.0 ns 14 BRDYC# Setup Time 1.0 ns 14 BRDYC# Hold Time 1.0 ns 14 FLUSH# Setup Time 1.0 ns 14 FLUSH# Setup Time 1.0 ns 14

- 1. To be sampled on a specific clock edge, setup and hold times must be met the clock edge before the clock edge on which RESET is sampled negated.
- 2. If asserted asynchronously, these signals must meet a minimum setup and hold time of two clocks relative to the negation of RFSFT
- 3. BF[2:0] must meet a minimum setup time of 1.0 ms and a minimum hold time of two clocks relative to the negation of RESET.
- 4. If RESET is driven synchronously, BRDYC# must meet the specified hold time relative to the negation of RESET.

Table 21. TCK Waveform and TRST# Timing at 25 MHz

Symbol	Parameter Description	Prelimin	ary Data	Figure	Comments
Syllibol	Parameter Description	Min	Max	riguie	Comments
	TCK Frequency		25 MHz	15	
t ₁₀₃	TCK Period	40.0 ns		15	
t ₁₀₄	TCK High Time	14.0 ns		15	
t ₁₀₅	TCK Low Time	14.0 ns		15	
t ₁₀₆	TCK Fall Time		5.0 ns	15	Note 1, 2
t ₁₀₇	TCK Rise Time		5.0 ns	15	Note 1, 2
t ₁₀₈	TRST# Pulse Width	30.0 ns		16	Asynchronous

Notes:

- 1. Rise/Fall times can be increased by 1.0 ns for each 10 MHz that TCK is run below its maximum frequency of 25 MHz.
- 2. Rise/Fall times are measured between 0.8 V and 2.0 V.

Table 22. Test Signal Timing at 25 MHz

Symbol	Parameter Description	Prelimir	nary Data	Figure	Notes
Зунион	Parameter Description	Min	Max	rigure	Notes
t ₁₀₉	TDI Setup Time	5.0 ns		17	Note 2
t ₁₁₀	TDI Hold Time	9.0 ns		17	Note 2
t ₁₁₁	TMS Setup Time	5.0 ns		17	Note 2
t ₁₁₂	TMS Hold Time	9.0 ns		17	Note 2
t ₁₁₃	TDO Valid Delay	3.0 ns	13.0 ns	17	Note 1
t ₁₁₄	TDO Float Delay		16.0 ns	17	Note 1
t ₁₁₅	All Outputs (Non-Test) Valid Delay	3.0 ns	13.0 ns	17	Note 1
t ₁₁₆	All Outputs (Non-Test) Float Delay		16.0 ns	17	Note 1
t ₁₁₇	All Inputs (Non-Test) Setup Time	5.0 ns		17	Note 2
t ₁₁₈	All Inputs (Non-Test) Hold Time	9.0 ns		17	Note 2

- 1. Parameter is measured from the TCK falling edge.
- 2. Parameter is measured from the TCK rising edge.

21896A/0-January 1999

Mobile AMD-K6®-2 Processor Data Sheet





Figure 10. Diagrams Key




v = 6, 8, 10, 12, 14, 15, 17, 18, 20, 22, 24, 26, 27, 28, 29, 30, 32, 34, 36, 37, 39, 41, 42

Figure 11. Output Valid Delay Timing


Mobile AMD-K6[®]-2 Processor Data Sheet

21896A/0-January 1999



v = 6, 8, 10, 12, 15, 18, 20, 22, 24, 30, 32, 34, 37, 39, 42 f = 7, 9, 11, 13, 16, 19, 21, 23, 25, 31, 33, 35, 38, 40, 43

Figure 12. Maximum Float Delay Timing



s = 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88h = 45, 47, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89

Figure 13. Input Setup and Hold Timing




Figure 14. Reset and Configuration Timing




Figure 15. TCK Waveform




Figure 16. TRST# Timing




Figure 17. Test Signal Timing Diagram

7 Electrical Data

7.1 Operating Ranges

The Mobile AMD-K6-2 processor is designed to work within the voltage and temperature parameters defined in Table 23.

Table 23. Operating Ranges

Parameter	Minimum	Typical	Maximum	Comments
V _{CC2}	1.7 V	1.8 V	1.9 V	Note 1, 2
V _{CC3}	3.135 V	3.3 V	3.6 V	Note 1
T _{CASE}	0°C		85°C (CBGA) 85°C (CPGA)	

Note:

- 1. V_{CC2} and V_{CC3} are referenced from V_{SS} .
- 2. V_{CC2} specification for 1.8 V component.

7.2 Absolute Ratings

The AMD-K6-2 processor should not be operated beyond the operating ranges listed in Table 23. Exposure to conditions outside these operating ranges for extended periods of time can affect long-term reliability. Permanent damage can occur if the absolute ratings listed in Table 24 are exceeded.

Table 24. Absolute Ratings

Parameter	Parameter Minimum		Comments
V _{CC2}	-0.5 V	2.5 V	
V _{CC3}	−0.5 V	3.6 V	
V _{PIN}	-0.5 V	V_{cc3} + 0.5 V and \leq 4.0 V	Note
T _{CASE} (under bias)	−65°C	+110°C	
T _{STORAGE}	−65°C	+150°C	

Note:

 V_{PIN} (the voltage on any I/O pin) must not be greater than 0.5 V above the voltage being applied to V_{CC3} . In addition, the V_{PIN} voltage must never exceed 4.0 V.

7.3 DC Characteristics

The DC characteristics of the Mobile AMD-K6-2 processor are shown in Table 25.

Table 25. DC Characteristics

Cumbal	Parameter Description	Prelin	ninary Data	Comments
Symbol			Max	Comments
V_{IL}	Input Low Voltage	-0.3 V	+0.8 V	
V _{IH}	Input High Voltage	2.0 V	V _{CC3} +0.3 V	Note 1
V _{OL}	Output Low Voltage		0.4 V	I _{OL} = 4.0-mA load
V _{OH}	Output High Voltage	2.4 V		I _{OH} = 3.0-mA load
			5.05 A	266 MHz, Note 2,7
I _{CC2}	1.8 V Power Supply Current		5.50 A	300 MHz, Note 2,8
			6.25 A	333 MHz, Note 2,9
			0.54 A	266 MHz, Note 3,7
I_{CC3}	3.3 V Power Supply Current		0.56 A	300 MHz, Note 3,8
			0.58 A	333 MHz, Note 3,9
I _{LI}	Input Leakage Current		±15 μ A	Note 4
I _{LO}	Output Leakage Current		±15 μA	Note 4
I _{IL}	Input Leakage Current Bias with Pullup		-400 μA	Note 5
I _{IH}	Input Leakage Current Bias with Pulldown		200 μΑ	Note 6
C _{IN}	Input Capacitance		10 pF	
C _{OUT}	Output Capacitance		15 pF	
C _{OUT}	I/O Capacitance		20 pF	
C _{CLK}	CLK Capacitance		10 pF	

- 1. V_{CC3} refers to the voltage being applied to V_{CC3} during functional operation.
- 2. $V_{CC2} = 1.9 \text{ V} \text{The maximum power supply current must be taken into account when designing a power supply.}$
- 3. $V_{CC3} = 3.6 \text{ V} \text{The maximum power supply current must be taken into account when designing a power supply.}$
- 4. Refers to inputs and I/O without an internal pullup resistor and $0 \le V_{IN} \le V_{CC3}$
- 5. Refers to inputs with an internal pullup and $V_{IL} = 0.4 \text{ V}$.
- 6. Refers to inputs with an internal pulldown and V_{IH} = 2.4 V.
- 7. This specification applies to components using a CLK frequency of 66 MHz.
- 8. This specification applies to components using a CLK frequency of 66 MHz or 100 MHz.
- 9. This specification applies to components using a CLK frequency of 66 MHz or 95 MHz.

Table 25. DC Characteristics

Symbol Parameter Description		Preli	ninary Data	Comments
		Min	Max	Comments
C _{TIN}	Test Input Capacitance (TDI, TMS, TRST#)		10 pF	
C _{TOUT}	Test Output Capacitance (TDO)		15 pF	
C _{TCK}	TCK Capacitance		10 pF	

- 1. V_{CC3} refers to the voltage being applied to V_{CC3} during functional operation.
- 2. $V_{CC2} = 1.9 \text{ V} \text{The maximum power supply current must be taken into account when designing a power supply.}$
- 3. $V_{CC3} = 3.6 \text{ V} \text{The maximum power supply current must be taken into account when designing a power supply.}$
- 4. Refers to inputs and I/O without an internal pullup resistor and $0 \le V_{IN} \le V_{CC3}$.
- 5. Refers to inputs with an internal pullup and $V_{II} = 0.4 \text{ V}$.
- 6. Refers to inputs with an internal pulldown and $V_{IH} = 2.4 \text{ V}$.
- 7. This specification applies to components using a CLK frequency of 66 MHz.
- 8. This specification applies to components using a CLK frequency of 66 MHz or 100 MHz.
- 9. This specification applies to components using a CLK frequency of 66 MHz or 95 MHz.

7.4 Power Dissipation

Table 26 contains the typical and maximum power dissipation of the Mobile AMD-K6-2 processor during normal and reduced power states.

Table 26. Typical and Maximum Power Dissipation

Clock Control State	266 MHz ⁶		300 MHz ⁷		333 MHz ⁸		Comments
	Тур	Max	Тур	Max	Тур	Max	
Design Power	8.00 W	9.00 W	8.85 W	10.00 W	9.65 W	11.00 W	Note 1, 2
Application Power	6.30 W		7.00 W		7.70 W		Note 3
Stop Grant / Halt (Maximum)		1.20 W		1.20 W		1.20 W	Note 4
Stop Clock (Maximum)		1.00 W		1.00 W		1.00 W	Note 5

- 1. Design Power_{Max} represents the total power dissipated by all components within the processor while executing a worse-case instruction sequence under normal system operation with $V_{CC2} = 1.8 \text{ V}$ and $V_{CC3} = 3.3 \text{ V}$. Thermal solutions must be designed to dissipate the processor's maximum design power unless the system uses thermal feedback to limit the processor's maximum power.
- 2. Design Power $_{Typ}$ represents the maximum power dissipated while executing publicly-available software or instruction sequences under normal system operation with $V_{CC2} = 1.8 \text{ V}$ and $V_{CC3} = 3.3 \text{ V}$.
- 3. Application Power represents the average power dissipated while executing publicly-available software or instruction sequences under normal system operation with $V_{CC2} = 1.8 \text{ V}$ and $V_{CC3} = 3.3 \text{ V}$.
- 4. The CLK signal and the internal PLL are still running but most internal clocking has stopped.
- 5. The CLK signal, the internal PLL, and all internal clocking has stopped.
- 6. This specification applies to components using a CLK frequency of 66 MHz.
- 7. This specification applies to components using a CLK frequency of 66 MHz or 100 MHz.
- 8. This specification applies to components using a CLK frequency of 66 MHz or 95 MHz.

21896A/0-January 1999

Power and Grounding 7.5

Power Connections

The Mobile AMD-K6-2 processor is a dual voltage device. Two separate supply voltages are required: V_{CC2} and V_{CC3}. V_{CC2} provides the core voltage for the Mobile AMD-K6-2 processor and V_{CC3} provides the I/O voltage. See "Electrical Data" on page 69 for the value and range of V_{CC2} and V_{CC3} .

There are 28 V_{CC2} , 32 V_{CC3} , and 68 V_{SS} pins on the CPGA and 42 V_{CC2}, 42 V_{CC3}, and 85 V_{SS} pins on the CBGA mobile AMD-K6-2. (Chapter 10, "Pin Description Diagrams" on page 89 for all power and ground pin designations.) The large number of power and ground pins are provided to ensure that the processor and package maintain a clean and stable power distribution network.

For proper operation and functionality, all V_{CC2}, V_{CC3}, and V_{SS} pins must be connected to the appropriate planes in the circuit board. The power planes have been arranged in a pattern to simplify routing and minimize crosstalk on the circuit board. The isolation region between two voltage planes must be at least 0.254mm if they are in the same layer of the circuit board. (See Figure 18 on page 74.) In order to maintain low-impedance current sink and reference, the ground plane must never be split.

Although the Mobile AMD-K6-2 processor has two separate supply voltages, there are no special power sequencing requirements. The best procedure is to minimize the time between which V_{CC2} and V_{CC3} are either both on or both off.




Figure 18. Suggested Component Placement

Mobile AMD-K6[®]-2 Processor Data Sheet

Decoupling Recommendations

In addition to the isolation region mentioned in "Power Connections" on page 73, adequate decoupling capacitance is required between the two system power planes and the ground plane to minimize ringing and to provide a low-impedance path for return currents. Suggested decoupling capacitor placement is shown in Figure 18 on page 74.

Surface mounted capacitors should be used as close as possible to the processor to minimize resistance and inductance in the lead lengths while maintaining minimal height. For recommendations regarding the value, quantity, and location of the capacitors illustrated in Figure 18, see the *Mobile AMD-K6*®-2 *Processor Power Supply Application Note*, order# 21677.

Pin Connection Requirements

For proper operation, the following requirements for signal pin connections must be met:

- Do not drive address and data signals into large capacitive loads at high frequencies. If necessary, use buffer chips to drive large capacitive loads.
- Leave all NC (no-connect) pins unconnected.
- Unused inputs should always be connected to an appropriate signal level.
 - Active Low inputs that are not being used should be connected to V_{CC3} through a 20k-ohm pullup resistor.
 - Active High inputs that are not being used should be connected to GND through a pulldown resistor.
- Reserved signals (CPGA only) can be treated in one of the following ways:
 - As no-connect (NC) pins, in which case these pins are left unconnected
 - As pins connected to the system logic as defined by the industry-standard Super7 and Socket 7 interface
 - Any combination of NC and Socket 7 pins
- Keep trace lengths to a minimum.

7.6 I/O Buffer Characteristics

All of the Mobile AMD-K6-2 processor inputs, outputs, and bidirectional buffers are implemented using a 3.3V buffer design. In addition, a subset of the processor I/O buffers include a second, higher drive strength option. These buffers can be configured to provide the higher drive strength for applications that place a heavier load on these I/O signals.

AMD has developed two I/O buffer models that represent the characteristics of each of the two possible drive strength configurations supported by the Mobile AMD-K6-2 processor. These two models are called the Standard I/O Model and the Strong I/O Model.

AMD developed the two models to allow system designers to perform analog simulations of mobile AMD-K6-2 signals that interface with the system logic. Analog simulations are used to determine a signal's time of flight from source to destination and to ensure that the system's signal quality requirements are met. Signal quality measurements include overshoot, undershoot, slope reversal, and ringing.

Selectable Drive Strength

The Mobile AMD-K6-2 processor samples the BRDYC# input during the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM# and W/R#. If BRDYC# is 0 during the fall of RESET, these particular outputs are configured using the higher drive strength. If BRDYC# is 1 during the fall of RESET, the standard drive strength is selected for all I/O buffers.

Table 27 shows the relationship between BRDYC# and the two available drive strengths — K6STD and K6STG.

Table 27. A[20:3], ADS#, HITM#, and W/R# Strength Selection

Drive Strength	BRDYC#	I/O Buffer Name
Strength 1 (standard)	1	K6STD
Strength 2 (strong)	0	K6STG

I/O Buffer Model

AMD provides models of the Mobile AMD-K6-2 processor I/O buffers for system designers to use in board-level simulations. These I/O buffer models conform to the I/O Buffer Information Specification (IBIS), Version 2.1. The Standard I/O Model uses K6STD, the standard I/O buffer representation, for all I/O buffers. The Strong I/O Model uses K6STG, the stronger I/O buffer representation for A[20:3], ADS#, HITM#, and W/R#, and uses K6STD for the remainder of the I/O buffers.

Both I/O models contain voltage versus current (V/I) and voltage versus time (V/T) data tables for accurate modeling of I/O buffer behavior.

The following list characterizes the properties of each I/O buffer model:

- All data tables contain minimum, typical, and maximum values to allow for worst-case, typical, and best-case simulations, respectively.
- The pullup, pulldown, power clamp, and ground clamp device V/I tables contain enough data points to accurately represent the nonlinear nature of the V/I curves. In addition, the voltage ranges provided in these tables extend beyond the normal operating range of the Mobile AMD-K6-2 processor for those simulators that yield more accurate results based on this wider range. Figures 19 and 20 on page 78 illustrate the min/typ/max pulldown and pullup V/I curves for K6STD between 0 V and 3.3 V.
- The rising and falling ramp rates are specified.
- The min/typ/max V_{CC3} operating range is specified as 3.135 V, 3.3 V, and 3.6 V, respectively.
- $V_{il} = 0.8 \text{ V}, V_{ih} = 2.0 \text{ V}, \text{ and } V_{meas} = 1.5 \text{ V}$
- The R/L/C of the package is modeled.
- The capacitance of the silicon die is modeled.
- The model assumes a test load resistance of 50Ω




Figure 19. K6STD Pulldown V/I Curves




Figure 20. K6STD Pullup V/I Curves

I/O Model Application Note For the Mobile AMD-K6-2 processor I/O Buffer IBIS Models and their application, refer to the AMD-K6 $^{\circledR}$ -2 Processor I/O Model (IBIS) Application Note, order# 21084.

I/O Buffer AC and DC Characteristics

See Chapter 6, "Signal Switching Characteristics" on page 51 for the Mobile AMD-K6-2 processor AC timing specifications.

See Chapter 7, "Electrical Data" on page 69 for the Mobile AMD-K6-2 processor DC specifications.

8 Thermal Design

8.1 Package Thermal Specifications

The Mobile AMD-K6-2 processor operating specifications call for the case temperature (T_C) to be in the range of 0°C to 85°C for the CBGA package and 0°C to 85°C for the CPGA package. The ambient temperature (T_A) is not specified as long as the case temperature is not violated. The case temperature must be measured on the top center of the package. Table 28 shows the Mobile AMD-K6-2 processor thermal specifications.

Table 28. Package Thermal Specifications

_	Ма	ximum Desigr	Power
T _C Case Temperature		nent	
cuse remperature	266 MHz	300 MHz	333 MHz
0°C – 85°C (CBGA)	0.00 W	10.00 W	11.00 W
0°C - 85°C (CPGA)	9.00 W	10.00 W	11.00 W

Figure 21 on page 80 shows the thermal model of a processor with a passive thermal solution. The case-to-ambient temperature (T_{CA}) can be calculated from the following equation:

$$\begin{array}{lll} T_{CA} &=& P_{MAX} \bullet \bullet \bullet_{CA} \\ &=& P_{MAX} \bullet \bullet \bullet \bullet \bullet_{CA} \\ \end{array}$$
 Where:
$$\begin{array}{lll} P_{MAX} &=& Maximum \ Power \ Consumption \\ \Theta_{CA} &=& Case-to-Ambient \ Thermal \ Resistance \\ \Theta_{IF} &=& Interface \ Material \ Thermal \ Resistance \\ \Theta_{SA} &=& Sink-to-Ambient \ Thermal \ Resistance \\ \end{array}$$




Figure 21. Thermal Model (CBGA Package)

Figure 22 illustrates the case-to-ambient temperature (T_{CA}) in relation to the power consumption (X-axis) and the thermal resistance (Y-axis). If the power consumption and case temperature are known, the thermal resistance (θ_{CA}) requirement can be calculated for a given ambient temperature (T_A) value.




Figure 22. Power Consumption vs. Thermal Resistance

The thermal resistance of a heatsink is determined by the heat dissipation surface area, the material and shape of the heatsink, and the airflow volume across the heatsink. In general, the larger the surface area the lower the thermal resistance.

Mobile AMD-K6[®]-2 Processor Data Sheet

The required thermal resistance of a heatsink (θ_{SA}) can be calculated using the following example:

If:

$$T_{C} = 85$$
°C (CBGA package)
 $T_{A} = 55$ °C
 $P_{MAX} = 11.00$ W at 333MHz

Then:

$$\theta_{CA} \le \left(\frac{T_C - T_A}{P_{MAX}}\right) = \frac{30 \text{°C}}{11.00 \text{W}} = 2.73 \text{ (°C/W)}$$

Thermal grease is recommended as interface material because it provides the lowest thermal resistance (approx. 0.20°C/W). The required thermal resistance (θ_{SA}) of the heat sink in this example is calculated as follows:

$$\theta_{SA} = \theta_{CA} - \theta_{IF} = 2.73 - 0.20 = 2.53(°C/W)$$

Heat Dissipation Path

Figure 23 illustrates the heat dissipation path of the processor. Due to the lower thermal resistance between the processor die junction and case, most of the heat generated by the processor is transferred from the top surface of the case. Part of the heat generated from the bottom side of the processor is dissipated to the circuit board through the ball contacts.




Figure 23. Processor's Heat Dissipation Path (CBGA Package)

21896A/0-January 1999

Measuring Case Temperature

The processor case temperature is measured to ensure that the thermal solution meets the processor's operational specification. This temperature should be measured on the top center of the package where most of the heat is dissipated. Figure 24 shows the correct location for measuring the case temperature. If a heatsink is installed while measuring, the thermocouple must be installed into the heatsink via a small hole drilled through the heatsink base (for example, 1/16 of an inch). The thermocouple is then attached to the base of the heatsink and the small hole filled using thermal epoxy, allowing the tip of the thermocouple to touch the top of the processor case.




Figure 24. Measuring Case Temperature

For more information on thermal design considerations, see the $AMD-K6^{\mathbb{R}}$ Thermal Solution Design Application Note, order# 21085.

Mobile AMD-K6[®]-2 Processor Data Sheet

9 Package Specifications

9.1 321-Pin Staggered CPGA Package Specification

Table 29. 321-Pin Staggered CPGA Package Specification

Complete I	Millin	neters	Inc	hes	Notes
Symbol	Min	Max	Min	Max	Notes
Α	49.28	49.78	1.940	1.960	
В	45.59	45.85	1.795	1.805	
С	31.01	32.89	1.221	1.295	
D	44.90	45.10	1.768	1.776	
E	2.91	3.63	0.115	0.143	
F	1.30	1.52	0.051	0.060	
G	3.05	3.30	0.120	0.130	
Н	0.43	0.51	0.017	0.020	
M	2.29	2.79	0.090	0.110	
N	1.14	1.40	0.045	0.055	
d	1.52	2.29	0.060	0.090	
e	1.52	2.54	0.060	0.100	
f	_	0.13	_	0.005	Flatness




Figure 25. 321-Pin Staggered CPGA Package Specification

9.2 360-Pin Model 8 CBGA Package Specification

Table 30. 360-Pin Model 8 CBGA Package Specification

Complete 1	Millin	neters	Inc	hes	Natas
Symbol	Min	Max	Min	Max	Notes
Α	24.75	25.25	0.975	0.994	
В	22.60	23.10	0.890	0.910	
С	6.45	6.85	0.254	0.270	
D	11.40	12.02	0.449	0.474	
E	2.64	2.92	0.104	0.115	
F	0.73	0.88	0.029	0.035	
G	1.02	1.18	0.040	0.046	
Н	0.77	1.01	0.030	0.040	
J	_	13.65	_	0.537	1
K	_	20.14	_	0.793	1
М	1.27	BSC.	0.050	BSC.	
e	0.11	-	0.004	_	2
f	-	0.10	_	0.004	Flatness

^{1.} This area represents the component outline in which decoupling capacitors may be mounted on the ceramic by AMD.

^{2.} The decoupling capacitors shown in Figure 26 on page 86 are for illustrative purposes only. AMD will determine the exact placement and number of these capacitors.




Figure 26. 360-Pin CBGA Package Specification

9.3 360-Pin CBGA Mechanical Specification

Table 31. 360-Pin CBGA Mechanical Specification

Parameter	Min	Max	Notes
Continuous Compressive Mechanical Load		8 lbf	1
Non-continuous Compressive Mechanical Load		30 lbf	2
Dynamic Load During Mechanical Shock		5 lbf	3, 4, 5, 6
Nominal Package Height ± RSS tolerance	2.78 mn	1 ± 0.130	7, 8
Package Height	2.64 mm	2.92 mm	7, 8
Solder Ball Coplanarity	0.150) mm	7, 8

- 1. Apply the load uniformly over the die surface. A compressible thermal pad is recommended to ensure load distribution and prevent of damage to the exposed silicon die during shipping and use. Thermal greases and waxes are also acceptable.
- 2. This parameter represents a compressive load applied to the CBGA for no more than 30 seconds.
- 3. The dynamic load represents the dynamic acceleration imparted to the total mass, which includes the chip carrier and any mass supported by the chip carrier.
- 4. For designs that apply a continuous load to the CBGA, separation of the thermal interface must be prevented during mechanical shock.
- 5. This dynamic load specification is subject to the manner in which the board is supported. Adequate mechanical support should be provided to minimize board flexure during mechanical shock and vibration. AMD can provide example mechanical designs that exceed the dynamic specification.
- 6. AMD recommends that mechanical shock be used as preconditioning prior to temperature cycling during system qualification.
- 7. The surface mount assembly and board flatness affect the tolerance in height and parallelism of the back of the Mobile AMD-K6-2 die relative to the board on which the CBGA is mounted.
- 8. The root sum square (RSS) specified tolerance acknowledges that the case of all the minimum or all the maximum tolerances occurring simultaneously is very remote. The RSS preserves the confidence level at which the initial tolerances are specified. For example, if the component tolerances are estimated at 99.99% confidence, the RSS combination is at 99.99% confidence.



21896A/0-January 1999

10 Pin Description Diagrams

10.1 **360-Pin CBGA Pin Diagrams** R N M L Н G F Ε D C В 19 A10 A27 A24 A21 AHOLD TRST# TDO# 19 A30 A7 A23 STPCLK# BOFF# RESET TMS 18 18 (A3) A29 A26 A9 17 17 A28 A25 A22 HOLD BF1 BF2 / TDI A15 A11 A8 A5 A31 D5 D4 16 \bigcirc \oplus 16 A18 D7 15 15 \oplus $\oplus \oplus \ominus$ D10 14 14 BE2# INTR FLUSH# \bigoplus \bigoplus \bigoplus \bigotimes \bigotimes \bigotimes \bigotimes 13 13 $\otimes \ominus \ominus \oplus \oplus$ DP1 D15 12 12 BE6# IGNNE# BF0 \bigoplus \bigoplus \bigotimes $\otimes \ominus \otimes$ \otimes \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc 11 11 10 10 9 9 8 8 \otimes \otimes 7 ADSC# PWT PCD \bigoplus \bigoplus \bigotimes \bigotimes \bigoplus \bigoplus \bigotimes \oplus 7 D31 \ominus \ominus \otimes \ominus \ominus 6 \otimes \otimes 6 5 \otimes 5 $\Theta \otimes \otimes \otimes$ D36 4 \otimes 4 3 3 BREQ EWBE#CACHE# APCHK# ADS# WB/WT# PCHK# FERR# BRDY# D62 D59 D56 D54 D51 D46 D48 O O INV O HLDA AP KEN# O 2 2 DP7 D61 D58 DP6 D53 D50 DP5 D45 D43 (SMIACT# NA# O LOCK# M/IO# BRDYC# D63 D60 1 **D57** D55 D52 D47 D44 1 D49 K W V U R P Ν M L J Н G E D \oplus V_{CC3} **Signal Pin ⊘** No Connects \otimes V_{CC2} \ominus V_{ss}

Figure 27. Mobile AMD-K6[®]-2 Processor Ball-Side View (CBGA)




Figure 28. Mobile AMD-K6®-2 Processor Top-Side View (CBGA)

10.2 321-Pin CPGA Pin Diagrams

- Control/Parity Pins Address Pins
 - V_{ss} Pins T Test Pins
- $lack V_{\text{CC2}}$ Pins $ext{ ONC, INC (Internal No Connect) Pins}$
- V_{CC3} Pins \otimes RSVD (Reserved) Pins
- □ Data Pins Chip Positioning Key Pin




Figure 29. Mobile AMD-K6[®]-2 Processor Bottom-Side View (CPGA)




Figure 30. Mobile AMD-K6®-2 Processor Top-Side View (CPGA)

10.3 Pin Designations by Functional Grouping

Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.	Pin Name	CPGA Pin No.	CBGA Pin No.
	Address			Data	<u>I</u>		Control			Test	I
A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26	Pin No. Address AL-35 AM-34 AK-32 AN-33 AL-33 AM-32 AK-30 AN-31 AL-29 AK-28 AL-27 AK-26 AL-27 AK-26 AL-25 AK-24 AL-23 AK-22 AL-21 AF-34 AH-36 AE-33 AG-35 AJ-35 AH-34	Pin No. P18 P19 R17 R18 R19 T17 T18 T19 U17 U18 U19 V18 V17 U16 V16 W16 U15 K19 L17 L18 L19 M17 M18	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23	Pin No. Data K-34 G-35 J-35 G-33 F-36 F-34 E-35 E-33 D-34 C-37 C-35 B-36 D-32 B-34 C-33 A-35 B-32 C-31 A-33 D-28 B-30 C-29 A-31 D-26	D17 C19 C18 B18 A17 B17 C17 A16 C16 A15 B15 C15 A14 B14 C14 A13 C13 A12 B12 C12 A11 B11 C11 A10	A20M# ADS# ADSC# AHOLD APCHK# BE0# BE1# BE2# BE3# BE5# BE6# BE7# BF0 BF1 BF2 BOFF# BRDYC# BREQ CACHE# CLK D/C# EADS#	Pin No. Control AK-08 AJ-05 AM-02 V-04 AE-05 AL-09 AK-10 AL-11 AK-12 AL-13 AK-14 AL-15 AK-16 Y-33 X-34 W-35 Z-04 X-04 Y-03 AJ-01 U-03 AK-18 AK-04 AM-04	V09 P03 W07 H19 R03 W09 W14 W13 W06 W11 V10 W12 V11 U12 H17 G17 J18 K03 M01 W03 T03 W10 W04 U11		Pin No.	
A26 A27 A28 A29 A30 A31	AG-34 AK-36 AK-34 AM-36 AJ-33	M18 M19 N17 N18 N19 P17	D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37 D38 D39 D40 D41 D42 D43 D44 D45 D46 D47 D48 D49 D50 D51 D52 D53 D54 D55 D56 D57 D58 D59 D60 D61 D62 D63	C-26 C-27 C-23 D-24 C-21 D-22 C-19 D-20 C-17 C-15 D-16 C-13 D-14 C-11 D-12 C-09 D-10 D-08 A-05 E-09 B-04 D-06 C-05 E-07 C-03 D-04 E-03 D-02 F-04 E-03 G-05 E-01 E-01 E-01 G-05 E-01 E-01 E-01 E-01 E-01 E-01 E-01 E-01	A10 C10 A09 B09 C09 A08 B08 C08 A07 A06 B06 C06 A05 B05 C05 A04 C04 A03 B03 B01 C02 C03 D01 D03 E01 E02 E03 F01 F02 F03 G01 G03 H01 J02 H03 J01 J02 J03 K01	EWBE# FERR# FLUSH# HIT# HITM# HIDA HOLD IGNNE# INIT INTR INV KEN# LOCK# M/IO# NA# NMI PCD PCHK# PWT RESET SCYC SMI# STPCLK# VCC2DET VC2PET VC/# W/R# WB/WT#	ANI-04 W-03 Q-05 AN-07 AK-06 AL-05 AJ-03 AB-04 AA-35 AD-34 U-05 W-05 AH-04 T-04 T-04 T-04 T-04 AL-03 AK-20 AL-17 AB-34 AC-03 AK-20 AL-17 AB-34 AC-03 V-34 AL-01 AN-05 AM-05	U13 U03 U13 V08 U10 P02 J17 V15 V13 T02 M02 P01 N01 T01 V14 U07 M03 V07 H18 W15 U14 U01 K18 n/a n/a n/a			

94

CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.	CPGA Pin No.	CBGA Pin No.
N	ic	Vo	CC2	V	CC3	V	ss
A-37 E-17 E-25 R-34 S-33 S-35 W-33 Al-15 Al-23 Al-19 AN-35	A02 A18 A19 B01 B19 F17 F18 F19 G18 G19 J19 L01 L02 R01 R02 U02 U04 U05 U06 U08 U09 V01 V02 V03 V04 V05 V06 V19 W01 W02 W08 W19 W19	A-07 A-09 A-11 A-13 A-15 A-17 B-02 E-15 G-01 J-01 L-01 N-01 Q-01 S-01 U-01 W-01 Y-01 AA-01 AC-01 AE-01 AG-01 AN-13 AN-15 AN-17 AN-19	F04 F05 F06 F07 G06 G07 H08 H09 H12 H13 J04 J05 J08 J09 J10 J11 J12 J13 K04 K05 K06 K07 K10 K11 L04 L05 L08 L09 L10 L11 L12 L13 M08 M09 M12 M13 N06 N07 P04 P05 P06 P07	A-19 A-21 A-23 A-25 A-27 A-29 E-21 E-27 E-37 G-37 J-37 L-33 L-33 L-37 N-37 Q-37 S-37 T-34 U-33 U-37 W-37 A-37 AC-37 AE-37 AC-37 AI-19 AI-29 AN-21 AN-23 AN-25 AN-27 AN-29	D07 D08 D09 D12 D13 E07 E08 E09 E12 E13 F10 F11 F14 G10 G11 G14 G15 H16 K17 M14 M15 M16 N10 N11 N14 N15 N16 P10 P11 P14 R07 R08 R09 R12 R13 T07 T08 T09 T12 T13	A-03 AM-20 B-06 AM-22 B-08 AM-24 B-10 AM-26 B-12 AM-28 B-14 AM-30 B-16 AN-37 B-18 B-20 B-22 B-24 B-26 B-28 E-11 E-13 E-19 E-23 E-29 E-31 H-02 H-36 K-02 K-36 M-02 M-36 P-02 P-36 R-02 R-36 T-02 V-36 X-02 V-36 X-02 V-36 X-02 V-36 X-02 V-36 AB-02 AB-36 AB-02 AB-03 AB-04 AB-	D04 N12 D05 N13 D06 P08 D10 P09 D11 P12 D14 P13 D15 P15 D16 P16 E04 R04 E05 R05 E06 R06 E10 R10 E11 R11 E14 R14 E15 R15 E16 R16 F08 T04 F09 T05 F12 T06 F13 T10 F15 T11 F16 T14 G04 T15 G05 T16 G08 G09 G12 G13 H04 H05 H06 H07 H10 H11 J06 K08 K09 K12 K13 K14 K15 K16 L06 L07 L14 L15 L16 M04 M05 M06 M07 M10 M11 N04 N05 N08 N09

11 Ordering Information

Standard Products

AMD standard mobile products are available in several operating ranges. The ordering part number (OPN) is formed by a combination of the elements below.




Table 32. Valid Ordering Part Number Combinations

OPN	Package Type	Operating Voltage	Case Temperature
AMD-K6-2/333ANZ	321-pin CPGA	1.7V-1.9V (Core)	0°C-85°C (CPGA)
AMD-K6-2/333BNZ	360-pin CBGA	3.135V-3.6V (I/O)	0°C-85°C (CBGA)
AMD-K6-2/300ANZ	321-pin CPGA	1.7V-1.9V (Core)	0°C-85°C (CPGA)
AMD-K6-2/300BNZ	360-pin CBGA	3.135V-3.6V (I/O)	0°C-85°C (CBGA)
AMD-K6-2/266ANZ	321-pin CPGA	1.7V-1.9V (Core)	0°C-85°C (CPGA)
AMD-K6-2/266BNZ	360-pin CBGA	3.135V-3.6V (I/O)	0°C-85°C (CBGA)

Note:

This table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly-released combinations.



21896A/0-January 1999

Index

Numerics	Component Placement
100-MHz Bus	inquire23–24, 26–27, 35–38 interrupt acknowledge
package specification	pipelined
360-Pin CBGA package specification	writeback
pinouts	D
execution unit	Data Bus 23–26, 30 Decode Logic 12
clock switching characteristics	Decoders 1, 7 Dual Voltage 73
A	E
Accelerated Graphic Port (AGP) 3 Address Bus 23, 26 AGP 3 AMD-K6 Processor xiii Model 6 xiii Model 7 xiii	Electrical Specifications 66 absolute ratings 66 operating ranges 69 Exception 49 debug 46 floating-point 20 Exceptions, Interrupts, and Debug in SMM 49 Execution 1, 15 units 1, 15
В	Execution Unit
Block Diagram 7, 9 Boundary-Scan 30-31 Branch 19 execution 19 history table 18 prediction 1	3DNow! 16-17 multimedia 16-17 register X 16-17 register Y 16-17
prediction logic 1–2, 9, 17–18 target cache 18 Bus 100-MHz 3 address 23, 26 cycle definition 34 data 23–26, 30	Float Delay Timing 66 Floating-Point Exception 20 Frequency 24, 39, 52, 64 Functional Unit 16 multimedia 16
C	Н
Cache 1, 10 instruction prefetch 9 predecode bits 9 sector organization 10 writeback 6, 9	Halt restart slot 46 state 36 Heat Dissipation Path 81 Hold acknowledge 25 timing 51, 66
Case Temperature 79–80, 82 CBGA Mechanical Specification 87 Centralized Scheduler 14 CLK Waveform 53 Clock Control 39	I/O buffer model
states halt	trap dword
stop grant	Ignore Numeric Exception



21896A/0-January 1999

setup and hold timing. 66 nput Setup and Hold Timings for 9 Part Number. 100-MHz bus operation. 56 nput/Output Pin Float Conditions 33 nquire Cycles. 23-24, 26-27, 35-38 nstruction 23-24, 26-27, 35-38 buffer. 11 decode 12 fetch. 11 nstructions 14 EMMS. 14 FEMMS 14 PREFETCH 10 nternal Architecture 5 nterrupt 28-29, 38, 49 acknowledge cycles. 25, 31, 34 service routine. 40 system management 30, 40, 42 R Register X. 1 Register X and Y	setup and hold timing	setup and hold timing	setup and hold timing
Pin Connection Requirements 7		Tuttumber	Input Setup and Hold Timings for Pin Connection Requirements
100-MHz bus operation			- In competition requirements
Input/Output Pin Float Conditions 33 15 16 17 16 17 17 17 17 18 18 19 19 19 19 19 19	nnut Setup and Hold Timings for	nnut Setun and Hold Timings for	100-MHz bus operation
Input/Output Pin Float Conditions 33 15 16 17 17 17 17 18 19 19 19 19 19 19 19			
register X and Y	100-MHz bus operation	100-MHz bus operation	Input/Output Pin Float Conditions
buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined 1 nstructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 PREFETCH 10 dissipation 8 nternal Architecture 5 dissipation 8 predecode Bits Predecode Bits 1 prefetching 1 Prefetching	100-MHz bus operation	100-MHz bus operation	
buffer	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
decode 12 design 1 fetch 11 Pipelined Cycles 10, 2 nstructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 8 nternal Architecture 5 dissipation 8 nterrupt 28–29, 38, 49 Predecode Bits 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R system management 30, 40, 42 R Register X 1 execution unit 1 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23–24, 26–27, 35–38 register X and Y 16	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23–24, 26–27, 35–38 register X and Y 16	Inquire Cycles
fetch 11 design 1 nstructions Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 EMMS 14 connections 7 PREFETCH 10 dissipation 8 nterrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 Register X 1 Register X 1 execution unit 1 Register X and Y 1 R	100-MHz bus operation 56 Input/Output Pin Float Conditions 33 Inquire Cycles 23–24, 26–27, 35–38 Instruction Pipeline Control 16 register X and Y 16 Pipeline Control 6, 8–9, 18	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 nquire Cycles 23–24, 26–27, 35–38 nstruction Pipeline control 16 register X and Y 16 pipeline Control 6, 8–9, 18	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1
Properties 10, 22	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 Pipelined 1
EMMS. 14 FOWER 14 FOWER 7 17 18 18 19 19 19 19 19 10	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1
FEMMS 14 PREFETCH 10 internal Architecture 5 interrupt 28–29, 38, 49 acknowledge cycles 25, 31, 34 service routine 40 system management 30, 40, 42 Register X 1 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 12 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 25
PREFETCH 10 connections // Interrupt 5 dissipation 8 Predecode Bits 1 Prefetching 1 Prefetching 1 R R Register X 1 execution unit 1 Register X and Y 1	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Power Power	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Power	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power
dissipation formula	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Power and Grounding 75	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipeline Control. 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power and Grounding 7
1 1 1 1 1 1 1 1 1 1	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 16 fetch 11 pipelined 16 instructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 16 fetch 11 pipelined 16 nstructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 2 Instructions Power EMMS 14 Power FEMMS 14 connections
acknowledge cycles. 25, 31, 34 service routine. 40 system management 30, 40, 42 Register X. 1 execution unit Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75 FEMMS 14 connections 75 PREFETCH 10 discipation 90	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75 FEMMS 14 connections 75 PREFETCH 10 discipation 90	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined 1 Instructions Pipelined Cycles 10, 20 Power 2 2 FEMMS 14 Power 3 PREFETCH 10 discipation 9
service routine	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 15 fetch 11 Pipelined 16 instructions Pipelined 16 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 connections 75 connections 75 internal Architecture 5 Predecode Rits 10	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Power and Grounding 75 FEMMS 14 connections 75 PREFETCH 10 dissipation 80 nternal Architecture 5 Predecode Rits 10	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 12 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 power PREFETCH 10 dissipation Internal Architecture 5 Predecode Bits
system management 30, 40, 42 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 register X and Y 16 nstruction Pipeline Control 6, 8–9, 18 buffer 11 Pipeline Control 6, 8–9, 18 decode 12 design 16 fetch 11 Pipeline Control 16 nstructions 12 Pipeline Control 16 pipeline Control 16 4 pipeline Control 10 4 pipeline Control 10 4 power 2 2 and Grounding 2	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 design 1 fetch 12 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10 Interrupt 28–29, 38, 49 Prefetching 10
system management 30, 40, 42 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 register X and Y. 16 nstruction. Pipeline Control. 6, 8–9, 18 buffer. 11 Pipeline Control. 6, 8–9, 18 decode. 12 design. 15 fetch. 11 Pipelined. 16 nstructions. 14 Pipelined. 16 EMMS. 14 Pipelined. 16 FEMMS. 14 Pipelined. 16 Power. and Grounding. 75 connections. 75 connections. 75 dissipation. 80 Predecode Bits. 16 Prefetching. 16	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 decode 12 design 1 fetch 11 Pipelined 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Interrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 10
Register X	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 11 fetch 11 Pipelined 10 instructions Pipelined 10 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75 dissipation 80 Predecode Bits 10 Prefetching 10	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 register X and Y 16 nstruction Pipeline Control. 6, 8–9, 18 buffer. 11 Pipeline Control. 6, 8–9, 18 decode. 12 design. 11 fetch. 11 Pipelined. 10 nstructions Pipelined. 10 EMMS. 14 Pipelined Cycles 10, 28 Power and Grounding. 75 connections. 76 connections. 76 dissipation. 80 Predecode Bits. 10 Prefetching. 10	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 18 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 28 Instructions Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 86 Interrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 25 14
execution unit	100-MHz bus operation	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 decode 12 fetch 11 design 15 nstructions 14 Pipelined Cycles 10, 28 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 connections 75 connections 75 dissipation 80 Prefetching 10 acknowledge cycles 25, 31, 34 service routine 40	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 design 1 fetch 12 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10 Interrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 service routine 40
Register X and Y	100-MHz bus operation	100-MHz bus operation. 56 nput/Output Pin Float Conditions. 33 nquire Cycles. 23-24, 26-27, 35-38 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 decode 12 fetch. 11 design. 15 nstructions Pipelined Cycles 10, 28 EMMS. 14 Pipelined Cycles 10, 28 Power and Grounding 75 connections. 73 dissipation 80 nterrupt 28-29, 38, 49 Prefectching 10 acknowledge cycles. 25, 31, 34 Prefetching 10 service routine. 40 30, 40, 42 R	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 Instructions 14 Pipelined 1 EMMS 14 Pipelined Cycles 10, 20 Power and Grounding 7 connections 7 connections 7 dissipation 80 Interrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 N R
. 11	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Pipelined Cycles 10, 20 Power and Grounding 7 connections 7 connections 7 dissipation 80 Predecode Bits 10 acknowledge cycles 25, 31, 34 25 service routine 40 system management 30, 40, 42 R Register X. 10
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 12 design 1 Instructions 14 Pipelined Cycles 10, 20 Instructions 14 Power and Grounding 7 PREFETCH 10 dissipation 80 Interrupt 28–29, 38, 49 dissipation 80 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 80 R system management 30, 40, 42 R Register X 1 execution unit 1
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
	100-MHz bus operation	100-MHz bus operation.	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 Instruction pipeline Control 6, 8-9, 1 buffer 11 decode 1 fetch 12 design 1 Instructions Pipelined Cycles 10, 2 EMMS 14 Pipelined Cycles 10, 2 FEMMS 14 Power and Grounding 7 FEMMS 14 Predecode Bits 7 Interrupt 28-29, 38, 49 dissipation 8 Interrupt 28-29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R system management 30, 40, 42 R Register X 1 Register X 1 Register X and Y 1 pipelines 1
	100-MHz bus operation	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 160 16	Inquire Cycles
execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
execution unit	100-MHz bus operation	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 16 16 16 16 16 16	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
Execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
Execution unit 1 Registers	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 Registers	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 Registers	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 Registers	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 1 1 1 1 1 1 1 1	100-MHz bus operation	100-MHz bus operation. 56 56 76 76 76 76 76 76	Inquire Cycles
Execution unit 1 Registers	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 16 16 16 16 16 16	100-MHz bus operation	Inquire Cycles . 23–24, 26–27, 35–38 register X and Y. 1 Instruction
Execution unit 1 1 Registers	100-MHz bus operation 56 mput/Output Pin Float Conditions 33 control 16 control 17 control	100-MHz bus operation 56 76 76 76 76 76 76 76	Inquire Cycles
Execution unit 1 Registers	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 Control 16 Control 17 Control	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
Execution unit 1 Registers	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 Registers 1 Registers X and Y 15-10 Reset and Configuration Timing 6 Reset and Configuration Timing 7 Reset and	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
Execution unit 1 Registers 1 Registers X and Y 15-10 Reset and Configuration Timing 6 Return Address Stack 1 Resurn Address Stack 1 Resurn Address Stack 1 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Timing Return Address Stack 1 Reset and Configura	100-MHz bus operation	100MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Execution unit 1 Registers 1 Registers X and Y 15-10 Reset and Configuration Timing 6 Reset and Configuration Timing 7 Reset and Config	100-MHz bus operation	100MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Execution unit 1 Registers 1 Registers X and Y 15-16 Reset and Configuration Timing 6 Rest unn Address Stack 1 1 1 Registers 1 Reset and Configuration Timing 6 Rest unn Address Stack 1 1 Reset unn Address Stack 1 1 Registers 1 Reset and Configuration Timing 6 Reset unn Address Stack 1 1 Reset unn Address Stack 1 1 Reset unn Address Stack 1 Reset unn	100-MHz bus operation	100MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Rescution unit Registers Stack	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Execution unit 1 Registers 1 ADSC# 2 ADS# 2 ADS# 2 ADS# 2 ADSC# 2	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 1 1 1 1 1 1 1 1
Registers X and Y 15-14	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 1 1 1 1 1 1 1 1
Execution unit 1 Registers 1 Registe	100-MHz bus operation	100-MHz bus operation 56 pipeline control 16 register X and Y 16 legister X and Y 16	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Duffer
S	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Registers Stand Y St	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
Registers Stand Y St	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1
A	100MHz bus operation	100MHz bus operation	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Registers 1 Registers 2 Reset and Configuration Timing 6 Return Address Stack 1 Resisters 1 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Timing 6 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Timing 6 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Timing 6 Reset and Configuration Timing Reset and Configuration Timing Reset and Configuration Timing Reset and Configuration Timi	100MHz bus operation	100MHz bus operation 56 pipeline nput/Output Pir Float Conditions 33 control 16 nput/Output Pir Float Conditions 33 control 16 nput/Output Pir Float Conditions 33 control 16 nput/Output Pir Float Conditions 16 nput/Output Pir Float Control 16 nput/Output Pir Float Control 16 nput/Output Pipeline Control 17 nput/Output Pipeline Control 16 nput/Output Pipeline Control 17 nput/Output Pipeline Control 18 nput/Output Pipeline Control 18 nput/Output Pipeline Control 18 nput/Output Pipeline Control 19	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Registers 15-11 Registers 15-12 Registers 15-13 Registers 15-14 Registers 15-14 Registers 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 6 Return Address Stack 15-15 Reset and Configuration Timing 15-15 Reset and Configuration Timing 15-15 Reset and Configuration Timing 15-15 Reset and Configura	100MHz bus operation	100MHz bus operation 56 pipeline pipeline 10 10 10 10 10 10 10 1	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
CASTD	100MHz bus operation	100MHz bus operation 56 pipeline pipeline control 16 control 16 pipeline 16 control 16 pipeline 16 pipeline 17 pipelined 17 pipelined 18 pipeline	Inquire Cycles 23-24, 26-27, 35-38 register X and Y 1 1 1 1 1 1 1 1 1
Registers 1 1	100-MHz bus operation	100-MHz bus operation	Inquire Cycles
Registers 1 Registers 1 Registers 1 Registers 1 Registers 1 1 Registers 1 1 Registers 1 1 Registers 1 1 Reset and Configuration Timing 6 Return Address Stack 1 Resturn Address Stack 1 Rest	100MHz bus operation	100MHz bus operation	Inquire Cycles
Registers 1 Registers 1 Registers 1 Registers X and Y 15-11 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Address Stack 1 Reset and Co	100-MHz bus operation	100-MIF bus operation. 56 pipeline 56	Inquire Cycles
Registers 1 Registers 1 Registers 1 Registers X and Y 15-11 Reset and Configuration Timing 6 Return Address Stack 1 Reset and Configuration Address Stack 1 Reset and Co	100-MHz bus operation	100-MIF bus operation. 56 pipeline 56	Inquire Cycles
Comparison Com	100MHz bus operation	100MHz bus operation. 56 pipeline 56	Inquire Cycles
Content Cont	100MHz bus operation	100MHz bus operation.	Inquire Cycles 15-2-4, 26-27, 35-38 register X and Y 1
Registers 1 Registers	100MHz bus operation	100MHz bus operation	Inquire Cycles
Comparison of	100MIE bus operation	100-MILE bus operation	Inquire Cycles 13-24, 26-27, 35-38 register X and Y 1
CASTD	100MHz bus operation. 56 pipeline pupt/Output Pin Float Conditions 33 anguire Cycles 23-24, 26-27, 35-38 register X and Y 11 design 12 fetch 12 fetch 11 design 12 fetch 12 fetch 13 fetch 14 fetch 14 fetch 15 fetch	100.MIL bus operation	Inquire Cycles 13-24, 26-27, 35-38 register X and Y 1
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y Instruction pipeline Control 6, 8–9 buffer 11 decode 12 fetch 11 design pipelined Cycles 10 Instructions Pipelined Cycles 10 EMMS 14 Presented Cycles 10 PREFETCH 10 dissipation 10 Interrupt 28–29, 38, 49 dissipation 10 acknowledge cycles 25, 31, 34 Prefetching 25 service routine 40 40 R system management 30, 40, 42 R Register X execution unit Register X execution unit Register X
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 decode 1 fetch 12 design 1 fetch 11 design 1 Instructions Pipelined Cycles 10, 2 EMMS 14 Pipelined Cycles 10, 2 Power and Grounding 7 and Grounding 7 connections 7 dissipation 8 Predecode Bits 1 Prefetching 1 R Register X 1 Register X 1 execution unit 1 Register X and Y 1
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction 1 6, 8–9, 1 buffer 11 11 6, 8–9, 1 decode 12 design 1 fetch 11 11 design 1 Instructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 8 Interrupt 28–29, 38, 49 acknowledge cycles 25, 31, 34 service routine 40 40 8 system management 30, 40, 42 8 Register X 1 Register X 1 Register X 1 Register X 1 execution unit 1 Register X and Y 1
TAC 20_21 pipeinies	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction 1 6, 8–9, 1 buffer 11 11 6, 8–9, 1 decode 12 design 1 fetch 11 11 design 1 Instructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 8 Interrupt 28–29, 38, 49 acknowledge cycles 25, 31, 34 service routine 40 40 8 system management 30, 40, 42 8 Register X 1 Register X 1 Register X 1 Register X 1 execution unit 1 Register X and Y 1
	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 12 design 1 Instructions 14 Pipelined Cycles 10, 20 Instructions 14 Power and Grounding 7 PREFETCH 10 dissipation 80 Interrupt 28–29, 38, 49 dissipation 80 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 80 R system management 30, 40, 42 R Register X 1 execution unit 1
ninolinos 1	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 12 design 1 Instructions 14 Pipelined Cycles 10, 20 Instructions 14 Power and Grounding 7 PREFETCH 10 dissipation 80 Interrupt 28–29, 38, 49 dissipation 80 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 80 R system management 30, 40, 42 R Register X 1 execution unit 1
. 11	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Pipelined Cycles 10, 20 Power and Grounding 7 connections 7 connections 7 dissipation 80 Predecode Bits 10 acknowledge cycles 25, 31, 34 25 service routine 40 system management 30, 40, 42 R Register X. 10
. 11	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 Instructions 14 Pipelined 1 EMMS 14 Pipelined Cycles 10, 20 Power and Grounding 7 connections 7 connections 7 dissipation 80 Interrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 N R
Register X and Y	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 Instructions 14 Pipelined 1 EMMS 14 Pipelined Cycles 10, 20 Power and Grounding 7 connections 7 connections 7 dissipation 80 Interrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 10 service routine 40 N R
execution unit	100-MHz bus operation	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 decode 12 fetch 11 design 15 nstructions 14 Pipelined Cycles 10, 28 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 connections 75 connections 75 dissipation 80 Prefetching 10 acknowledge cycles 25, 31, 34 service routine 40	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 design 1 fetch 12 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10 Interrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 service routine 40
Register X	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 15 fetch 11 Pipelined 16 instructions Pipelined 16 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75 dissipation 80 Predecode Bits 10 Prefetching 10	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 register X and Y 16 nstruction Pipeline Control. 6, 8–9, 18 buffer. 11 Pipeline Control. 6, 8–9, 18 decode. 12 design. 15 fetch. 11 Pipelined. 16 nstructions 14 Pipelined. 16 register X and Y 16 16 design. 15 15 pipelined. 16 16 design. 15 16 pipelined. 16 16 design. 15 16 pipelined. 16 16 design. 17 10 pipelined. 16 16 design. 16 10 pipelined. 10 20 pipelined. 10 20 pipelined. 10 20 pipelined. 10 20 pipelined. 20 20 pipelined. 20	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 18 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 28 Instructions Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 86 Interrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 25 14
Register X	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 register X and Y 16 instruction Pipeline Control 6, 8–9, 18 buffer 11 decode 12 fetch 11 design 15 instructions Pipelined Cycles 10, 28 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 internal Architecture 5 One connections 75 interrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 25, 31, 34	100-MHz bus operation 56 Pipeline 16 nput/Output Pin Float Conditions 33 register X and Y 16 nstruction Pipeline Control 6, 8–9, 18 buffer 11 decode 12 fetch 11 design 15 nstructions Pipelined Cycles 10, 28 EMMS 14 Pipelined Cycles 10, 28 Power and Grounding 75 connections 3 dissipation 80 nterrupt 28–29, 38, 49 Prefetching 10 acknowledge cycles 25, 31, 34 25, 31, 34	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 decode 12 design 1 fetch 11 Pipelined 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Interrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 10
system management 30, 40, 42 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 register X and Y 16 nstruction Pipeline Control 6, 8–9, 18 buffer 11 Pipeline Control 6, 8–9, 18 decode 12 design 16 fetch 11 Pipeline Control 16 nstructions 12 Pipeline Control 16 pipeline Control 16 4 pipeline Control 10 4 pipeline Control 10 4 power 2 2 and Grounding 2	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 design 1 fetch 12 design 1 Instructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10 Interrupt 28–29, 38, 49 Prefetching 10
service routine	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 19 fetch 11 Pipelined Cycles 10, 28 instructions Power and Grounding 7 EMMS 14 connections 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 control. 16 nquire Cycles. 23-24, 26-27, 35-38 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipelined. 16 decode. 12 design. 19 fetch. 11 Pipelined. 10 nstructions Pipelined Cycles 10, 28 EMMS. 14 Power FEMMS 14 and Grounding 75 FEMMS 14 connections 73 PREFETCH 10 dissipation 80 nternal Architecture 5 Predecode Bits 10	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10
service routine	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 19 fetch 11 Pipelined Cycles 10, 28 instructions Power and Grounding 7 EMMS 14 connections 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 control. 16 nquire Cycles. 23-24, 26-27, 35-38 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipelined. 16 decode. 12 design. 19 fetch. 11 Pipelined. 10 nstructions Pipelined Cycles 10, 28 EMMS. 14 Power FEMMS 14 and Grounding 75 FEMMS 14 connections 73 PREFETCH 10 dissipation 80 nternal Architecture 5 Predecode Bits 10	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 80 Internal Architecture 5 Predecode Bits 10
acknowledge cycles. 25, 31, 34 service routine. 40 system management 30, 40, 42 Register X. 1 execution unit Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 19 fetch 11 Pipelined Cycles 10, 28 instructions Power and Grounding 75 FEMMS 14 connections 76 PREFETCH 10 dissipation 80	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 control. 16 nquire Cycles. 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipelined. 16 decode. 12 design. 19 fetch. 11 Pipelined. 19 nstructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections. 76 dissipation 80	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 8
R Register X And Y Register X and Y Register X and Y Register X and Y Register X and Y Register X and Y Register X	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75 FEMMS 14 connections 75 PREFETCH 10 discipation 90	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75 FEMMS 14 connections 75 PREFETCH 10 discipation 90	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined 1 Instructions Pipelined Cycles 10, 20 Power 2 2 FEMMS 14 Power 3 PREFETCH 10 discipation 9
1 1 1 1 1 1 1 1 1 1	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 18 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 28 Instructions Power and Grounding 7 FEMMS 14 and Grounding 7 PREFETCH 10 connections 7
Predecode Bits Prefetching Prefetching	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 16 fetch 11 pipelined 16 instructions Pipelined Cycles 10, 28 Power and Grounding 75 and Grounding 75 connections 75	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipeline Control 16 decode 12 design 16 fetch 11 pipelined 16 nstructions Pipelined Cycles 10, 28 Power 20 20 EMMS 14 Power and Grounding 75 Connections 75 Connections 75	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 2 Instructions Power EMMS 14 Power FEMMS 14 connections
dissipation 80	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 19 fetch 11 Pipelined 19 instructions Pipelined Cycles 10, 28 EMMS 14 Power and Grounding 75	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipeline Control. 16 decode 12 design 19 fetch 11 Pipelined. 19 nstructions Pipelined Cycles 10, 28 Power 20 20 and Grounding 75	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power and Grounding 7
PREFETCH 10 connections // Interrupt 5 dissipation 8 Predecode Bits 1 Prefetching 1 Prefetching 1 R R Register X 1 execution unit 1 Register X and Y 1	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 19 fetch 11 Pipelined Cycles 10, 28 instructions Power Power	100-MHz bus operation. 56 Pipeline nput/Output Pin Float Conditions. 33 control. 16 nquire Cycles. 23-24, 26-27, 35-38 register X and Y. 16 nstruction Pipeline Control. 6, 8-9, 18 buffer. 11 Pipelined. 16 decode 12 design 19 fetch 11 Pipelined Cycles 10, 28 nstructions Power Power	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power
Connections 7 Connection	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 instructions Popular 10, 28	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15 fetch 11 Pipelined Cycles 10, 28 nstructions Power	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 10 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 10 decode 12 design 1 fetch 11 Pipelined Cycles 10, 20 Instructions Power
FEMMS 14 PREFETCH 10 internal Architecture 5 interrupt 28–29, 38, 49 acknowledge cycles 25, 31, 34 service routine 40 system management 30, 40, 42 Register X 1 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 11 fetch 11 Pipelined Cycles 10, 28	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 11 fetch 11 Pipelined Cycles 10, 28	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 19 buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined Cycles 10, 2
EMMS. 14 FOWER 14 FOWER 7 17 18 18 19 19 19 19 19 10	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16 decode 12 design 15	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 10 buffer 11 Pipelined 1 decode 12 design 1
Power	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 Pipelined 1
fetch 11 nstructions 14 EMMS. 14 FEMMS 14 PREFETCH 10 nternal Architecture 5 nterrupt 28–29, 38, 49 acknowledge cycles. 25, 31, 34 service routine. 40 system management 30, 40, 42 Pipelined Cycles and Grounding connections. Predecode Bits Prefetching. 7 Prefetching. 10 R Register X. execution unit Register X and Y 1	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18 buffer 11 Pipelined 16	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1 buffer 11 Pipelined 1
fetch 11 design 1 nstructions Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 EMMS 14 connections 7 PREFETCH 10 dissipation 8 nterrupt 28–29, 38, 49 Predecode Bits 10 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 Register X 1 Register X 1 execution unit 1 Register X and Y 1 R	100-MHz bus operation 56 Input/Output Pin Float Conditions 33 Inquire Cycles 23–24, 26–27, 35–38 Instruction Pipeline Control 16 register X and Y 16 Pipeline Control 6, 8–9, 18	100-MHz bus operation 56 nput/Output Pin Float Conditions 33 nquire Cycles 23–24, 26–27, 35–38 nstruction Pipeline control 16 register X and Y 16 pipeline Control 6, 8–9, 18	Inquire Cycles 23–24, 26–27, 35–38 register X and Y 1 Instruction Pipeline Control 6, 8–9, 1
decode 12 design 1 fetch 11 Pipelined Cycles 10, 2 nstructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 FEMMS 14 connections 7 PREFETCH 10 dissipation 8 nternal Architecture 5 dissipation 8 nterrupt 28–29, 38, 49 Predecode Bits 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R system management 30, 40, 42 R Register X 1 execution unit 1 Register X 1 execution unit 1 Register X and Y	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23-24, 26-27, 35-38 register X and Y 16 instruction Pipeline Control 6, 8-9, 18	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23-24, 26-27, 35-38 register X and Y 16 nstruction Pipeline Control 6, 8-9, 18	Inquire Cycles
buffer	100-MHz bus operation 56 Pipeline input/Output Pin Float Conditions 33 control 16 inquire Cycles 23–24, 26–27, 35–38 register X and Y 16	100-MHz bus operation 56 Pipeline nput/Output Pin Float Conditions 33 control 16 nquire Cycles 23–24, 26–27, 35–38 register X and Y 16	Inquire Cycles
buffer 11 Pipelined 1 decode 12 design 1 fetch 11 Pipelined 1 nstructions 14 Pipelined Cycles 10, 2 EMMS 14 Power and Grounding 7 PREFETCH 10 dissipation 8 nternal Architecture 5 dissipation 8 nterrupt 28–29, 38, 49 Predecode Bits 1 acknowledge cycles 25, 31, 34 Prefetching 1 system management 30, 40, 42 R Register X 1 execution unit 1 Register X 1 execution unit 1 Register X and Y 1	100-MHz bus operation	100-MHz bus operation	Inquire Cycles 23–24 26–27 35–38 register Y and V
Pipeline Control. 6, 8–9, 10	100-MHz bus operation	100-MHz bus operation	
nquire Cycles 23–24, 26–27, 35–38 register X and Y 1 nstruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 nstructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 Power PREFETCH 10 dissipation 7 nternal Architecture 5 predecode Bits 10 nterrupt 28–29, 38, 49 25, 31, 34 25 acknowledge cycles 25, 31, 34 25 10 service routine 40 40 8 system management 30, 40, 42 8 Register X 1 execution unit 1 Register X and Y 1	100-MHz bus operation	100-MHz bus operation	Input/Output Pin Float Conditions
Input/Output Pin Float Conditions 33 15 16 17 17 17 17 18 19 19 19 19 19 19 19	- CONTEST 1	- the commence of the commence	
Input/Output Pin Float Conditions 33 15 16 17 16 17 17 17 17 18 18 19 19 19 19 19 19			100-MHz bus operation
100-MHz bus operation	nnut Setup and Hold Timings for	nnut Setun and Hold Timings for	- In competition requirements
100-MHz bus operation			- In competition requirements
Pin Connection Requirements 7 7 7 7 7 7 7 7 7			Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Talt nambel	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Tuttiumber	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Tuttiumber	Input Setup and Hold Timings for Pin Connection Requirements
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing. 66 nput Setup and Hold Timings for 9 Part Number. 100-MHz bus operation. 56 nput/Output Pin Float Conditions 33 nquire Cycles. 23-24, 26-27, 35-38 nstruction register X and Y. 1 buffer. 11 decode 12 fetch. 11 nstructions pipeline Control. 6, 8-9, 1 Pipelined. 1 design. 1 Pipelined Cycles 10, 2 Power and Grounding. 7 connections. 7 design. 10, 2 Power and Grounding. 7 acknowledge cycles. 25, 31, 34 service routine. 40 system management. 30, 40, 42 R Register X. 1 Register X. 1 Register X and Y	setup and hold timing	setup and hold timing	setup and hold timing
Pin Connection Requirements 7		Tuttumber	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Tuttiumber	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7 7 7 7 7 7 7 7 7	1 urt number		Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7 7 7 7 7 7 7 7 7	1 art i amberi		Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Tuttumber	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Talt nambel	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Talt nambel	Input Setup and Hold Timings for Pin Connection Requirements
Pin Connection Requirements 7		Tuttumber	Input Setup and Hold Timings for Pin Connection Requirements
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 7 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 56 Pin Connection Requirements 7 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 1 pipeline Control 6, 8-9, 1 pipeline Control 1 design 1 fetch 11 nstructions 1 EMMS 14 FEMMS 14 PREFETCH 10 nternal Architecture 5 nterrupt 28-29, 38, 49 acknowledge cycles 25, 31, 34 service routine 40 system management 30, 40, 42 R Register X Register X and Y	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
setup and hold timing 66 Part Number 9 nput Setup and Hold Timings for 100-MHz bus operation 56 nput/Output Pin Float Conditions 33 33 nquire Cycles 23-24, 26-27, 35-38 register X and Y 1 nstruction Pipeline Control 6, 8-9, 12 buffer 11 design 1 fetch 11 design 1 nstructions 14 Pipelined Cycles 10 nstructions 2 Power and Grounding 7 remail Architecture 5 dissipation 8 nterrupt 28-29, 38, 49 Prefetching 1 acknowledge cycles 25, 31, 34 Prefetching 1 service routine 40 R R system management 30, 40, 42 R Register X 1 Register X and Y 1 execution unit 1	setup and hold timing	setup and hold timing	setup and hold timing
Pin Connection Requirements 7 7 7 7 7 7 7 7 7			Input Setup and Hold Timings for Pin Connection Requirements
100-MHz bus operation			- In competition requirements
100-MHz bus operation			
100-MHz bus operation	nnut Setun and Hold Timings for	nnut Setun and Hold Timings for	100 ment 1
100-MHz bus operation			- door sees the commence of th
100-MHz bus operation			
Input/Output Pin Float Conditions 33 15 16 17 16 17 17 17 17 18 18 19 19 19 19 19 19			100 Militar das operation (1111 Military 1111 Military 111
nquire Cycles 23–24, 26–27, 35–38 register X and Y 1 nstruction Pipeline Control 6, 8–9, 19 buffer 11 decode 12 fetch 11 design 1 nstructions Pipelined Cycles 10, 20 EMMS 14 Power FEMMS 14 Power PREFETCH 10 dissipation 7 nternal Architecture 5 predecode Bits 10 nterrupt 28–29, 38, 49 25, 31, 34 25 acknowledge cycles 25, 31, 34 25 10 service routine 40 40 8 system management 30, 40, 42 8 Register X 1 execution unit 1 Register X and Y 1	- CONTEST 1	- In commencer tradements with the second tradement with the	



21896A/0—January 1999

Mobile AMD-K6®-2 Processor Data Sheet

	41
INTR28, 36-	-37
INV	28
KEN#	28
LOCK#	28
M/IO#	28
NA#	
NMI	45
PCHK#	29
PWT	
RESET	76
RSVD	29
SCYC	30
SMI#30, 36–37, 40,	
SMIACT#30,	
STPCLK#	-38
TCK30,	
TDI	
TDO	
TMS	
TRST#	
VCC2DET	
VCC2H/L#	
W/R#	
WB/WT#	
SIMD	. 5
Single Instruction Multiple Data (SIMD)	. 9
SMM	
base address	45
default register values	4(
initial state of registers	
memory	41
operating mode	
revision identifier	45
state-save area	42
state-save area	42
state-save area. 27, 30, 34, 36–37, Special Bus Cycle 27, 30, 34, 36–37,	42 46
state-save area. Special Bus Cycle	42 46 38
state-save area. Special Bus Cycle 27, 30, 34, 36–37, Stop clock state grant inquire state	42 46 38 38
state-save area. Special Bus Cycle 27, 30, 34, 36–37, Stop clock state	42 46 38 38 37
state-save area. Special Bus Cycle	42 46 38 38 37
state-save area. Special Bus Cycle	42 46 38 38 37
state-save area. Special Bus Cycle	42 46 38 38 37 . 3
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 . 5
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 . 5
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 . 5
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 . 5
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 . 5
state-save area. Special Bus Cycle	38 38 37
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 5 5 6
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 5 5 5 6 8
state-save area. Special Bus Cycle	42 46 38 37 . 37 . 31 68 87
state-save area. Special Bus Cycle	42 46 38 37 . 37 . 31 68 87
state-save area. Special Bus Cycle	42 46 38 37 . 37 . 31 68 87
state-save area. 27, 30, 34, 36–37, Stop 27, 30, 34, 36–37, clock state grant inquire state grant state Super7 Platform initiative. Switching Characteristics 66-MHz bus input setup and hold timings for 100-MHz bus T TAP TAP 30- TCK Waveform 64, Temperature 69, case 79- Test Access Port (TAP)	42 46 38 37 . 3 52 56 87 -80
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 3 . 5 . 5 . 6 . 8 . 8 . 3 . 8 . 8 . 8 . 8 . 8
state-save area. Special Bus Cycle	42 46 38 37 37 52 56 87 87 30 31
state-save area. Special Bus Cycle	42 46 38 38 37 52 56 87 -80 31 31
state-save area. Special Bus Cycle	42 46 38 37 37 52 56 87 -80 31 31 31
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 3 . 5 . 5 . 5 . 6 . 8 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3
state-save area. Special Bus Cycle	42 46 38 37 . 3 . 3 . 5 . 5 . 5 . 6 . 8 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3 . 3
state-save area. Special Bus Cycle	42 46 38 37 52 56 87 87 87 87 87 87 87 87
state-save area. Special Bus Cycle	4246 38337 335 525 687 -31 31331 31331 31331
state-save area. Special Bus Cycle	4246 38337 331 331 331 331 331 331 331 331 331
state-save area. Special Bus Cycle	4246 3833 335 337 3133 3133 3133 3133 3133 3133
state-save area. Special Bus Cycle	424 46 38 33 37 52 56 87 -80 31 31 31 31 31 31 31 31 31 31 31 31 31

	specificatio RST Timing SC	 	 												 	64,	68
V	_			•		•	•	 •	•	•	•	 •	•		 		σ,
V	oltage dual ranges	 	 												 		73
V	V																
V	riteback cache cycles	 	 												 	6	6, 9



21896A/0-January 1999